

# Microprocessor Compatible 16-Bit D/A Converters

# AD1147/AD1148

#### AD1147/AD1148 FUNCTIONAL BLOCK DIAGRAMS



(20) (2)

CMSR CBR

32-pin, triple wide dual-in-line package. Precision CMOS switches and a laser-trimmed thin-film resistor network are used to provide 16-bit accuracy and excellent temperature stability.

The Main (16-bit) DAC is loaded as a 16-bit word. The offset and gain correction DACs are each loaded as 8-bit words. The AD1147 multiplexes both correction DACs' inputs with the Main DAC's eight LSBs. This pin sharing allows for additional pin connections providing: external reference input, a current output and feedback resistors for voltage output ranges of 0 to +5V, 0 to +10V,  $\pm 5V$  and  $\pm 10V$ .

The AD1148 correction DACs' inputs are separate from the Main DAC's. The gain correction DAC's inputs are multiplexed with the offset DAC's 8-bit inputs. This allows for a separate 8bit bus interface with the correction DACs - common in applications such as Automatic Test Equipment.

AD1148

## SPECIFICATIONS (typical @ + 25°C and rated supplies unless otherwise specified)

MODEL	AD1147	AD1148	(	DUTLINE D	MENS	SIONS
RESOLUTION	16 Bits	*	Dia	nensions shown i	n inches	and (mm).
ACCURACY						
Differential Nonlinearity	$\pm$ 0.00076% FSR <sup>1</sup> (max)	$\pm 0.00076\%$ FSR <sup>1</sup> (typ), $\pm 0.0015\%$ FSR <sup>1</sup> (max)	*	1.17 (29.	7) MAX —	
Integral Nonlinearity	$\pm 0.00076\% FSR^1(max)$	$\pm 0.00076\%$ FSR <sup>1</sup> (typ), $\pm 0.0015\%$ FSR <sup>1</sup> (max)	0.225 (5.7) MAX	AD1147	AD1148	
Monotonic (16 Bits)	Guaranteed	*	•	0.010 (0.2	25) ×	0.190 (4.8) MIA
Offset	Adjustable to Zero	*	0.02	5 (0.6) RECTAN	GULAR	т
Gain	Adjustable to Full Scale	*				
STARII ITY						
Differential Nonlinearity	+ lppm/°C(max)	*				
Officer	$+ 20\mu V/C(max)$	**		0 16	17	70-11
Pineler Offret	+ 6ppm/°C (max)	*			++++	
Gain (Includer Int Ref.)	$\pm 10000 \text{ (max)}$	*			++++	-0-+1
Gain (Includes Int. Kel.)	± Toppin/ C (max)			+++++++	++++	
STABILITY, Long-Term (ppm/1000 hr.)						
Differential Nonlinearity	± lppm	*				2.00
Offset	± 3ppm	**		+++++++++++++++++++++++++++++++++++++++		MAX
Bipolar Offset	± 3ppm	*			++++	- <b>0</b> ++
Gain	± 12ppm	*			++++	
DEFENCE VOL TACE					++++	
REFERENCE VOLTAGE	+ 10 001 + 0 204 (mar)	**				
Output voltage	$\pm 10.00$ y, $\pm 0.370$ (IIIAX)	**	0.1	5		
Output Current	2mA (max)	**	(3.)			2
Ext. Ref Voltage Range*	12V  to  + 12V	**	±		+	
Input Resistance	1200					
DYNAMIC PERFORMANCE	2(0)		7		BOTT	TOM VIEW
Voltage, Full-Scale Step	20us	*		0.15 (3.8) 0.1	(2.5) GRID	
Voltage I SR Ster		$\rightarrow$ $\land$ $\land$	* Pi	N 1 LOCATION IS IDE	<b>NTIFIED BY</b>	A WHITE DOT
Current		** ) ) / /	0	THE TOP SONFACE.		
Current						
DIGITAL INPUT CODES	5 Volt CMOS/TTL Compatible			MAA DALL	ICI	
Main DAC				VADIVII		
Unipolar	Binary (BIN)	~ /			7.	
Bipolar	Offset Binary (OBN)					
Correction DACs	Binary (BIN)			Traff TI III		
ANALOGOUTTPUT				ESD	SENSITIV	E DEVICE
Valtage	$\pm 5V \pm 10V \pm 5V \pm 10V$	+ 10V			74	
Voltage	-2mA + 1mA	**			here	
Current	$-2mA, \pm 1mA$	**		D1147 PIN DI	ESIGN	ATIONS
Voltage Compliance	± 500m V	*	P		$\square$	
Noise (100kHz BW)	ουμν rms		PIN	FUNCTION	PIN	EUNCTION
POWER REQUIREMENTS			1	+Vs	32	Vo
Voltage (Rated Performance)	$\pm 15V(\pm 5\%)$	*	2	PGND	31	10k
Voltage (Operating)	$\pm 12.5$ V to $\pm 17$ V	*	3	- V <sub>s</sub>	30	5k
Supply Current Drain	$\pm 15 mA(max)$	*	4	AMPIN	29	10k
Total Power @ $V_s = \pm 15V$	375mW typ, 500mW max	*	5	lo	28	REFIN
DOWED STIDDI V CENTERTIN	7		6	MGND	27	REFOUT
POWER SUPPLY SENSITIVITY	. 10		1	WR/M	26	MGND
Oriset	$\pm 10$ pm/v		8	MACD	25	B16/CB9
Gain	± 10ppm/V			R2	24	815/087
OFFSET ADJUSTMENT	<ul> <li>State of the second seco</li></ul>		10	B3	22	B14/CB6
Range	±0.05% FSR	*	12	B4	21	B13/CB5
Resolution ( $@ \pm 10V$ )	1/4LSB	*	13	B5	20	B12/CB4
CAINADUICTAENT			14	B6	19	B11/CB3
GAIN ADJUSTMENT	A SOLEDDILL A 101 DODI	NT A /#	15	B7	18	B10/CB2
Range (Unipolar/Bipolar)	± 0.2% FSK'/±0.1% FSK'	NA/*	16	B8	17	B9/CMSB
Resolution (Unipolar/Bipolar)	ILSB/I/2LSB	NA/*			-	
TEMPERATURE RANGE						
Rated Performance	- 25°C to + 85°C	*	Al	D1148 PIN D	ESIGN	ATIONS
Storage Temperature	-40°C to +100°C	*		1	1	
0775	2.00/	\ \	PIN	FUNCTION	PIN	FUNCTION
SIZE	2.00" × 1.1/" × 0.225" (all maximums	)	1	+Vs	32	Vo
-	(50.8×29.7×5.7mm)		2	PGND	31	MGND
NOTES	Malani and a second		3	- Vs	30	WR/M
*Specifications same as AD1147.			4	MSB	29	WR/C
** A To 1140 days and a second days in a second			5	B2	28	0/G

**B**3

**B**4 **B5** 

**B6** 

**B**7 B8 B9 B10

B11

B12

B13

16

27

26 25

18 17

CB8

CB7

CB6 CB5 CB4 CB3

CB2 CMSB **B16** 

B15 B14

\*\*AD1148 does not provide pin connections to current output, reference input, reference output or the internal feedback resistors. Output voltage range is fixed at ± 10V.
 <sup>1</sup>FSR means Full-Scale Range.
 <sup>2</sup>Rated performance is specified with + 10V reference.

Specifications subject to change without notice.

#### LOG OUTPUT RANGE

D1148 is internally connected for  $\pm 10$  volts output

D1147 is pin programmable to provide a variety of analog , either current or voltage. A unipolar output current of ?mA is available at pin 5, and can be offset by 1mA (by ing pin 28 to pin 29) for a bipolar output of  $\pm$  1mA. voltage ranges (+5V, +10V,  $\pm$ 5V and  $\pm$ 10V) are at pin 32 by connecting the current output (pin 5) to fier input (pin 4) and the appropriate internal feedback o the amplifier output (pin 32) as shown in Figure 1.



SYMBOL PARAMETER

Data Setup Time

Data Hold Time

Write Pulse Width

 $O/\overline{G}$  To Write Setup Time

O/G To Write Hold Time

Data Valid To Write

Setup Time

Main DAC

tDS

tDH

twR

tcs

**t**CH

tos

**Correction DACs** 

RE

140n

120n:

250ns

200ns1

20ns m.

110ns n

Figure 2. AD1147 and AD1148 Timing Diagrams

#### OFFSET AND GAIN CALIBRATION

Initial offset and gain errors can be adjusted to zero using the two internal 8-bit calibration DAC's. There are three control lines used in the calibration sequence:  $\overline{WR}/M$  is the write line for the Main (16-bit) DAC – the latches are transparent when the write line is low, and latched when the write line goes high;  $\overline{WR}/C$  is the write line for the correction DACs and operates the same as  $\overline{WR}/M$ ; O/ $\overline{G}$  selects between the offset correction DAC and the gain correction DAC – a high level on this pin selects the offset DAC and a low level selects the gain DAC.

Offset and Gain calibrations are performed as follows:

- With WR/M low, set the digital inputs of the Main DAC to "000....00" (in unipolar mode) or "100....00" (in bipolar mode).
- Set WR/M high to latch the digital input into the Main DAC.
- 3. With WR/C low and O/C ...

alog Output Range Pin Programming

± 10V

s for the models AD1147 and AD1148 he timing diagrams for the MAIN 16-bit ction DACs are shown in Figure 2. werate as follows:

r the main DAC. The latches are

: line is low, and latched when the

the correction DACs. Operation is

et correction DAC and the gain 1 on this pin selects the offset DAC. )AC. voltage (pin  $V_0$ ) is as close to 0.000000 volts as possible. Note that incrementing the digital input produces a more negative voltage output.

- Set WR/C high to latch the digital input into the offset correction DAC.
- 5. With WR/M low, set the digital input of the Main DAC to "111....11".
- 6. Set  $\overline{WR}/M$  high to latch the digital input into the Main DAC.
- 7. With  $\overline{WR}/C$  low and  $O/\overline{G}$  low, adjust the digital inputs of the gain correction DAC until the Main DAC's output voltage (pin V<sub>O</sub>) is as close as possible to the positive full-scale voltage shown below in Table II. Note that incrementing the digital input produces a more negative voltage output.
- Set WR/C high to latch the digital input into the gain correction DAC.
- 9. Calibration is complete. Set WR/M low and begin/resume normal digital-to-analog conversion via the Main DAC.



The current from the measurement ground pin (MGND) is constant, independent of digital input, for ease of making measurements. This is the high quality ground for the AD1147 and AD1148. It should be connected to the high quality ground in the application. Power ground (PGND) should be connected to measurement ground (MGND) at the measurement point.

The current output pin  $(I_O)$  of the AD1147 is sensitive to interference from the digital input lines. It should be surrounded by a grounded guard at all times. When using the AD1147 in the voltage output mode, both the " $I_O$ " and "AMP IN" pins should be guarded (see Figure 3).



Figure 3. Typical Guarding Techniques

#### EXTERNAL AMPLIFIER FOR LOW DRIFT VOLTAGE OUTPUT OR HIGH OUTPUT CURRENT

The internal output amplifier of the AD1147 is designed for high-speed applications that require fast settling times. An external precision operational amplifier like the AD OP-07C can be applied when lower offset (less than  $20\mu$ V/°C) is important (see Figure 4). Simply connect the current output (Pin 5) to the inverting input of the amplifier and connect the proper feedback resistors as shown in Figure 1. Be certain to keep the current output-amplifier's input connection short and surrounded of a grounded guard. To avoid degrading the gain drift performance of the DAC, always use the internal feedback resistors, since they are matched to the internal current weighting resistors of the DAC. It is also good practice to connect the negative input (Pin 4, AMP IN) of the unused internal output amplifier to its output (Pin 32,  $V_O$ ).

The current drift of the AD1147 is typically  $350pA/^{\circ}C$  from  $+15^{\circ}C$  to  $+35^{\circ}C$ . When using the AD OP-07, the total offset drift of the output signal will typically be less than  $2\mu V/^{\circ}C$ .

As a second example, a high output current amplifier can be connected to the AD1147 to create a programmable power supply. The configuration is the same as shown for the AD OP-07C in Figure 4.



FULL FOUR-QUADRANT MULTIPLVING DAC The AD1147 is a full four-quadrant multiplying DAC and can be used with references varying between +12 and -12 volts. Typical linearity vs. external reference voltage is shown in Figure 5. Output voltage ranges other than those provided can be obtained by connecting the appropriate reference voltage to "REF IN" (Pin 28), (see Figure 4). The DAC output voltage can be calculated as follows:

UNIPOLAR 
$$V_0 = \frac{\text{DIGITAL INPUT}}{2^{16}} \times \frac{V_{\text{REF}}}{5k} \times R_{\text{fb}}$$

BIPOLAR V<sub>0</sub> = 
$$\frac{\text{DIGITAL INPUT}}{2^{16}} \times \frac{V_{\text{REF}}}{5k} \times R_{\text{fb}} - \frac{V_{\text{REF}}}{10k}$$



Figure 5. Typical Differential Linearity vs. External Reference Voltage

### **Applications**

#### **8-BIT MICROPROCESSOR INTERFACE**

The AD1147/AD1148 can easily be operated with an 8-bit bus by the addition of an octal latch. The 16-bit Main DAC is loaded from the 8-bit bus as two 8-bit bytes. Figure 6 shows the configuration when using a 74HC573 octal latch.

The eight most significant bits are latched into the 74HC573 by setting the "latch enable" control line low. The eight least significant bits are then placed on the bus. Now all sixteen bits can be simultaneously latched into the Main DAC by setting  $\overline{WR}/M$  high.

The offset and gain correction DAC's are calibrated as they were for 16-bit microprocessor applications. See the "OFFSET AND GAIN CALIBRATION" section of this data sheet.

![](_page_4_Picture_5.jpeg)

![](_page_4_Figure_6.jpeg)

Figure 6. Connections for 8-Bit Bus Interface

### AUTOMATIC TESTING OF 12-BIT ADC'S AND DAC'S

The AD1147 and AD1148 can be used as a reference DAC to automatically test the integral and differential linearity of 12-bit ADCs and DACs. An ideal reference DAC should be an order of magnitude more accurate than the devices to be tested. The AD1147 and AD1148 are sixteen times more accurate than the devices to be tested and therefore can be considered ideal.

The general test procedures for ADCs and DACs are shown below. Before actual testing proceeds, calibrate the offset and gain of the AD1147 or AD1148 (see "OFFSET AND GAIN CALIBRATION" section of this data sheet).

### ADC TESTING (refer to Figures 7 and 8).

The differential nonlinearity of ADC's is the difference between the actual code widths of the analog input voltage vs. the ideal, one LSB, code widths of a perfect converter. A code width is the range of analog input voltage which produces the desired digital output word. A code width can be measured by determining the analog input voltage at which the transition occurs from the code under test to its next lower digital output code and then differencing that analog value with the same determined for the transition from the code under test to its next higher digital output code.

Virtually all converters exhibit a degree of noise. This will necessitate an averaging technique to determine the analog input value for a code transition – where a reduction in analog input voltage produces a majority of the lower digital code decisions and an analog input increase produces a majority of the higher digital code decisions.

Begin testing by calibrating the offset and gain of the ADC under test per the manufacturer's instructions. Set the digital inputs of the reference DAC to the nominal value of the desired transition edge (produces an analog input to the device under test that is either 1/2LSB below or 1/2LSB above the ideal analog input for the code under test). Increment or decrement this digital input until the Device Under Test (D.U.T.) outputs the digital code below the transition 50% of the time and the digital code above the transition 50% of the time. Record this digital input and repeat the procedure for the next transition of the nominal code to be measured. Compare this second digital input with the recorded input. The difference between these two digital values is the width of the code being measured. A perfect code width is 16 counts of the reference DAC. Each count nore, or less than 16 corresponds to a differential linearity error of 1/16LSB for the D.U.T. The arithmetic average of the two digital input values is the center of the code being tested. Each count of difference between this actual code center and the ideal, nominal code center represents an integral linearity error of 1/16LSB.

![](_page_4_Figure_16.jpeg)

#### Figure 7. ADC Testing

2

![](_page_5_Figure_0.jpeg)

Figure 8. 12-Bit ADC Linearity Testing

DAC TESTING (refer to Figure 9).

To test 12-bit DACs begin with offset and gain calibration of the DAC under test per the manufacturer's instructions. Set the digital inputs of the reference DAC and the D.U.T. to the desired code. Latch this digital input into the reference DAC. The DACs' outputs are differenced and amplified by an AD524A instrumentation amplifier. The voltage error between the DACs is the integral linearity error.

Now null the meter and then increment or decrement the digital input to the D.U.T. only, by one LSB. The meter reading will correspond to the code width of the new digital input word. The deviation of this voltage from the ideal value of one LSB is the differential linearity error of the D.U.T.

![](_page_5_Figure_5.jpeg)