Engineer-to-Engineer Note

EE-419

ANALOG Technical notes on using Analog Devices A²B[®] products and development tools resources http://www.analog.com/ee-notes and http://www.analog.com/a2b. ES Visit our Web

EVAL-AD2428WB1BZ A²B Evaluation Board User Guide

Contributed by A²B Applications Team

Features

- **Bus-Powered** $A^2B^{\mathbb{R}}$ Slave Transceiver (AD2428W)
- Codec/SigmaDSP[®] Stereo Audio (ADAU1761)
- Two Stereo MEMS Microphones
- EEPROM
- LED and Push-Button on GPIO/IRQ
- Test Points for Digital Signals and Analog Inputs

Included Equipment

- 1.8 m Twisted-Pair Cable (CAT5e-Rated, with DuraClikTM Connectors)
- Rubber Feet

Equipment Needed

Headphone with Cable and 3.5 mm TRS Plug

Rev 1 - October 8, 2019

- Analog Line-Level Audio Source (for example, a Smartphone)
- EVAL-AD2428WD1BZ A²B Master Node **Evaluation Board**
- Additional A²B Slave Nodes (Optional)
 - □ EVAL-AD2428WG1BZ
 - □ EVAL-AD2428WC1BZ

Documents Needed

- Transceiver Data Sheet^[1]
- Transceiver Technical Reference^[2]
- EVAL-AD2428WB1BZ Hardware Design Files^[3]

Software Needed

- SigmaStudio[®] Rev. 4.4 or later
- Software Distribution for A²B Rev 19.3.0 or later, DLLs

Copyright 2019, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or the use or application of customers' products or for any infringements of patents or rights of others which may result from Analog Devices assistance. All trademarks and logos are property of their respective holders. Information furnished by Analog Devices applications and development tools engineers is believed to be accurate and reliable, however no responsibility is assumed by Analog Devices regarding technical accuracy and topicality of the content provided in Analog Devices Engineer to-Engineer Notes.



General Description

This evaluation board provides A^2B bus-powered slave node functionality for an A^2B network, including support for both PDM microphone input and serial audio via an I^2S/TDM interface. Bus-powered slave nodes derive power from the bias voltage on the A^2B wires.

An audio codec/SigmaDSP (ADAU1761) with stereo analog ADC input and two digital MEMS microphones with PDM output can feed the upstream or downstream slots on the A²B bus while the DAC outputs of the codec/SigmaDSP may use or consume upstream or downstream slots on the A²B bus. The SigmaDSP block allows optional digital pre- or post-processing.

A pushbutton and LED are available for interactive control and response communication over the A²B bus.

The standard 0.1 inch (2.54mm) pin distance, dual-row header (unpopulated) provides direct connectivity to I²S/TDM and ground signals for testing or interfacing to other devices after discovery. All power supplies are easily accessible at surface-mount test points located on the bottom of the board. For the board schematics, assembly/layout files, and bill of materials (BOM), see the EVAL-AD2428WB1BZ Hardware Design Files ZIP archive associated with this EE-note^[3].

Evaluation Board Hardware

Figure 1 identifies the important components and connection points on the EVAL-AD2428WB1BZ evaluation board.



Figure 1. Board Overview



A²B Bus Connections (J7 and J8)

The 2-pin Molex DuraClik connector (J7) allows a single twisted-pair A^2B cable to attach to the A-side of the AD2428W transceiver. The opposite end of the A^2B cable can attach to the B-side of either the master transceiver or the next slave node transceiver closer to the master node.

The 2-pin Molex DuraClik connector (J8) allows a single twisted-pair A^2B cable to attach to the B-side of the AD2428W transceiver. The opposite end of the A^2B cable can attach to the A-side of the next slave node transceiver, including the last-in-line slave.

I²C Header (J3)

The unpopulated I²C header (J3) footprint provides access to the I²C interface of the A²B transceiver (SDA, SCL, and GND signals).

Analog Audio Input (J2) and Output (J1) Signals

The EVAL-AD2428WB1BZ evaluation board provides two 3.5mm TRS connectors for stereo, single-ended signals that conform to audio line-levels.

An MP3 player (for example, an iPOD[®]) or smartphone audio output can directly feed the AC-coupled input (J2) to the ADC of the ADAU1761 SigmaDSP. Non-audio signals with a peak-to-peak swing of less than 2.8V are also supported.

The DAC outputs from the ADAU1761 SigmaDSP can be used to send an analog signal to an external device (J1), with the primary function being driving headphones.

When nothing is plugged into the J1 and J2 jacks, the analog audio output routes to the analog audio input of the ADAU1761 SigmaDSP through switched contacts inside the connectors. This design facilitates analog loop back testing.



Because of the bus bias voltage functionality, the ground of a bus-powered node is not at the same potential as the ground of a locally-powered node. This difference can cause discovery errors if the signal source or destination ground that is connected to the bus-powered node is at the same potential as a locallypowered node in the system. For this reason, only floating signals (such as battery-powered MP3 players and headphones) should be connected to the EVAL-AD2428WB1BZ board.

Microphones

There are two digital MEMS microphones connected directly to the transceiver through PDM.

I²S/TDM Header (J4)

The unpopulated dual-row J4 footprint provides access to the I^2S/TDM interface of the A^2B transceiver (BCLK, SYNC, DTX0, DTX1, DRX0, and DRX1 signals). It allows connection to other PCBs (either directly or through wires) and permits monitoring of the signals using either a logic analyzer or a digital audio analyzer. One side of the header is connected to ground for improved signal integrity when using shielded or twisted-wire connections.



LEDs (D8 and D9)

D8 and D9 reflect the status of the AD2428W IRQ/IO0 and DTX1/IO4 pins, respectively, when used as GPIO.

Test Points (TP7 – TP12)

The test points are well-marked on the silkscreen of the PCB, providing access to signals and power supplies, as summarized in <u>Table 1</u>. Refer to the schematics to locate the probe points.

Test Point	Provides Access To (A ² B Transceiver Pin, If Applicable)
TP7	AD2428W VOUT1 Output Voltage (PLLVDD/DVDD)
TP8	AD2428W VOUT2 Output Voltage (ATRXVDD/BTRXVDD)
TP9	VBUS Low - Negative Bus Bias Recovered on this Node
TP10	VBUS High - Positive Bus Bias Recovered on this Node
TP11	AD2428W Next Slave Power Sense (SENSE)
TP12	AD2428W Return Current for Next Slave (VSSN)

Table 1. EVAL-AD2428WB1BZ Evaluation Board LED Summary

ADAU1761 SigmaDSP

The non-automotive-qualified ADAU1761 SigmaDSP is functionally equivalent to the obsolete automotive-qualified ADAU1461. This device is also pin-compatible with the automotive-qualified ADAU1361 and ADAU1961 products, which do not include a SigmaDSP processor core for digital audio pre- and post- processing.

Pushbutton (S1)

The AD2428W IRQ/IO0 pin is pulled high to IOVDD such that depressing the pushbutton (S1) can generate an active-low interrupt to the AD2428W transceiver. Configure the IRQ/IO0 pin as an active low GPIO with interrupt capabilities to use this feature.

EEPROM

The default EEPROM content for this board is described in <u>Table 2</u>:

Address	Data	Content
0x0000	0xAB	Configuration Memory Indicator
0x0001	0xAD	Module Vendor ID
0x0002	0x28	Module Product ID
0x0003	0xD2	Module Version ID
0x0004	0x12	RESERVED (Ignore)
0x0005	0x00	Number of Configuration Blocks

Table 2. EEPROM Settings for AD2428W Transceiver



I²C Device Addresses in 7-bit Format

The I²C device address in 7-bit format does not include the read-write (R/W) bit. The schematics tab in the SigmaStudio A²B window uses the 7-bit address representation for configuration, as summarized in <u>Table 3</u>. Both devices are 16-bit addressable and utilize 8-bit data.

Device	7-Bit I ² C Device Address
ADAU1761 SigmaDSP with Codec	0x39
24FC256 EEPROM	0x50

Table 3. 7-	Bit I ² C Device	Addresses
-------------	-----------------------------	-----------

Evaluation Board Software Quick Start Procedure

The EVAL-AD2428WB1BZ evaluation board is intended to be connected within an existing A^2B system, where at least a master node exists for the on-board AD2428W transceiver to be a slave to on the A^2B bus. A host processor on the master node interfaces directly with the A^2B master transceiver through which it programs and reads the register spaces of all discovered slave transceivers. This configuration allows a full system initialization at start-up and status monitoring during operation.

The examples furnished with the complementary EVAL-AD2428WD1BZ A²B master evaluation board assume a connection to specific slave boards, as noted in the following sections.

Connection to EVAL-AD2428WD1BZ Master Board

For master board setup instructions, refer to the *EVAL-AD2428WD1BZ A²B Evaluation Board Manual*^[4]. Ensure that the master board jumpers are installed in their default positions.

Hardware Setup for a 3-Node A²B System

1. Assemble the example A^2B system by connecting the indicated A^2B evaluation boards as follows:

Master (EVAL-AD2428WD1BZ) – Connect the B-side (P2) to the A-side on the slave0 board (J7). Slave0 (EVAL-AD2428WC1BZ) – Connect the B-side (J8) to the A-side on the slave1 board (J7). Slave1 (EVAL-AD2428WB1BZ)

- 2. Connect the PC over a USB cable and using the EVAL-ADUSB2EBZ USBi I²C programmer to the SigmaStudio header (P1) on the master board.
- 3. Connect an audio source to the stereo line input of the slave1 board (J2).
- 4. Connect headphones to the audio output of the master board (J4).
- 5. Plug the wall-mount 12V power supply (1.5 A) into an outlet and connect it to the power jack on the master board (P4).

Software Setup and Operation

- 1. Install the SigmaStudio (Rev. 4.4 or later) and A²B Software for Windows/Baremetal (Rev 19.3.0) software from the <u>EVAL-AD2428WB1BZ product page</u>.
- 2. Copy the A2B.dll and A2Bstack.dll driver files from the installation directory (default C:\Analog Devices\ADI_A2B_Software-Rel19.3.0\GUI\x86_x64) into the SigmaStudio installation (default



C:\Program Files\Analog Devices\SigmaStudio 4.4). Start SigmaStudio and verify that the A2B.dll file is selected under Tools \rightarrow AddInsBrowser. Save before exiting.

3. Open the adi_a2b_3NodeSampleDemo.dspproj example project, which is located in the (default) C:\Analog Devices\ADI_A2B_Software-Rel19.3.0\Schematics\BF\A2BSchematics directory. Click the *Link-Compile-Download* icon, as shown in Figure 2.



Figure 2. Software Schematic for adi_a2b_3NodeSampleDemoConfig.dspproj A²B Example Project

- 4. Before running the demo, follow the <u>Hardware Setup for a 3-Node A²B System</u> guidance. The sample demo configuration appears as shown in <u>Figure 2</u>. The audio source connected to the slave1 EVAL-AD2428WB1BZ board plays out of the headphones connected to the master EVAL-AD2428WD1BZ board. The microphone audio from the slave0 EVAL-AD2428WC1BZ board plays out of the slave1 EVAL-AD2428WB1BZ board.
- 5. Use the configuration settings shown in <u>Figure 3</u> to properly interface the codec with the A^2B transceiver.



🔏 AD242x Phantom Powered Node WB1BZ Properties 📃 📼 📧	AD242x Slave 2 WBZ Properties	
General View Register View Stream View	General View Register View Stream View	<u></u>
125	12S Rate Settings	Distin
TDM Mode TDM2 - Early Sync Enabled	I2S Hate SFF x I ▼ Heduce/Hetransmit	Disabled
TDM Channel Size 32-bit Rx Interleave Disabled	Share Slots(RR) Disabled	
Tx Interleave Disabled	Reduced Rate Controls	
Sync Mode 50 % Duty Cycle Tx0 Enabled	Strobe Direction Input Strobe in ID1	Disabled
Sync Polarity Falling Edge Tx1 Disabled	Reduce Rate Valid bit(s) in 📃 LSB	🔲 Extra Bit
DRXn Sampling BCLK Rising Edge 1 Rx0 Enabled	Sync Offset 0 -	
DTXn Change BCLK Falling Edge Rx1 Disabled	Clock Out1 Clock Out2	
Sync Offset 0 Clock Sustain Enabled	Enable Clock Out1	2
	Pre Div Factor 1 2 Pre Div Factor 2	2 👻
PDM PDM Rate SFF ▼ High Pass Filter Enabled	Post Div Factor1 2 Post Div Factor2	4
PDM0 Slots 1-Slot V Pising Edge PDM0 Disabled	Clock1 Invert Disabled Clock2 Invert	Disabled
PDM1 Slots 2-Slot - Rising Edge PDM1 Enabled		
PDM Data Out On Bus Only - Alt. Clock on IO7 Inv. on BCLK	Clock1 Output(Hz) 24576000 Clock2 Output(Hz)	12288000
Config and Control Slot Config Audio Config Rate and ClkOut Interrupt Config Pin Config ()	Config and Control Slot Config Audio Config Rate and ClkOut Interrupt	Config Pin Config 🕢 🕨
		_
Master Address 0x68 Bus Address 0x69	Master Address 0x68 Bus Address	0x69
A-Side Cable Length (m) 4.0 🚖	A-Side Cable Length (m) 4.0 🚔 🔲 Use Configuration	from EEPROM

Figure 3. EVAL-AD2428WB1BZ Evaluation Board Example Audio Configuration

<u>Figure 4</u> shows an example of a downstream data configuration where two slots are consumed from the A^2B bus and sent to the local DAC while two additional slots are contributed by the transceiver taking data from the local ADC.



AD242x Slave 2 WBZ Properties	A2B Slave Node1 WB1BZ Properties		
General View Register View Stream View	General View Register View Stream Vie	BW	S
Slave Config 12C Interface Frequency 400 kHz Super Frame Rate 48.0 kHz Nucle Research Code	Upstream Slots Received at Port B Slots Passed Up from Port B	0	Slots to Consume 0 8 16 24 1 9 17 25 2 10 18 26 11 19 27 27
Nucle nesponse cycles Uxbg	Slots Contributed (Local)	2	4 12 20 28 5 13 21 29 6 14 22 30 7 15 23 31
Spread Spectrum settings Mode No Spread Frequency 4x Uppth Low High	Receive Offset	2	No, of Slots 0 Max 0
	Downstream		
	Enable Consume/Contribute	\checkmark	Slots to Consume
	Slots Received at Port A	2	V 0 8 16 24 V 1 9 17 25 2 10 18 26
	Slots Passed Down from Port A	0	3 11 19 27 4 12 20 28 5 13 21 29
	Slots Contributed (Local)	0	6 14 22 30 7 15 23 31
Config and Control Slot Config Audio Config Rate and CkOut Interrupt Config Pin Config (>	Receive Offset	0	No. of Slots 2 Max 1
Master Address 0x69 (*)	Slots Transmitted at Port B	0	Broadcast Downstream Slots
A-Side Cable Length (m) 4.0 (International Control of C	Enable Manual Slot Configuration		

Figure 4. EVAL-AD2428WB1BZ Evaluation Board Example Slot Assignments

- 6. The ADAU1452 SigmaDSP on the master EVAL-AD2428WD1BZ board supplies the clock (SYNC) to the AD2428W transceiver. For development of customized ADAU1452 audio flows, disable the automatic programming of the ADAU1452 during discovery. Right-click the *ADAU1452* block and select *Peripheral Properties* in the A²B software schematics.
- 7. To test the PDM microphones on the slave1 EVAL-AD2428WB1BZ board, make the connections shown in <u>Figure 2</u>. Click on *RX1* in the A²B cell to change the input to PDM, as shown in <u>Figure 5</u>.



Figure 5. Changing AD2428W Pin Function from DRX1 to PDM1

The headphones connected to the master EVAL-AD2428WD1BZ board can be used to listen to the microphone data coming from the slave1 EVAL-AD2428WB1BZ board.

8. Use the *Stream Config* tab (right-click on Target Processor → Device Properties → Stream Config) to define audio streams across the nodes (Figure 6). The stream assignments configure the upstream and downstream slot settings across the nodes.



Processor Processor Device Properties Stream Config Import Bus Config File Export System Config I Save Schematic in EEP Delete Cut Copy	A2B Stream Configuration Stream Definition Stream Assignment Stream Stream Name O Mic 1 Stereo	Image: state
Paste ZoomToSelection Disable This Control	A2B Stream Configuration Stream Definition Stream Assignment Auto Slot Calculate View By Name Stream Name Stream Name Stream Source Mic Slave 1 Stereo Slave 0 Stereo	Contraction -> Master Slave 0 Slave 1 V 0 V 0 Apply

Figure 6: Stream Configuration

Refer to the *Quick Start Guide*^[5] from the A²B software distribution for guidance regarding the modification of the software.



References

- [1] AD2820(W)/AD2426(W)/AD2427(W)/AD2428(W)/AD2429(W) Automotive Audio Bus A²B Transceiver Data Sheet. Rev A, October 2019. Analog Devices, Inc.
- [2] AD2420(W)/6(W)/7(W)/8(W)/9(W) Automotive Audio Bus A²B Transceiver Technical Reference. Rev 1.1, October 2019. Analog Devices, Inc.
- [3] Associated ZIP File (EE419v01.zip) for EVAL-AD2428WB1BZ A²B Evaluation Board User Guide (EE-419). October 2019. Analog Devices, Inc.
- [4] EVAL-AD2428WD1BZ A²B Evaluation Board Manual. Rev 1.1, October 2019. Analog Devices, Inc.
- [5] A^2B Quick Start Guide. Revision 25.0, October 2019. Analog Devices, Inc.

Document History

Revision	Description
<i>Rev 1 – October 17, 2019</i> <i>by A²B Applications Team</i>	Initial Release