
### ANALOG DEVICES

## Wideband, Fast-Settling FET-Input Op Amp

**FEATURES** 

Very High Slew Rate:  $1000V/\mu s$ Fast Settling: 150ns max to  $\pm 0.05\%$ Gain Bandwidth Product: 1.7GHz typical High Output Current: 100mA min @ V<sub>OUT</sub> = 10V Full Differential Input



### PRODUCT DESCRIPTION

The AD3554 is a FET-input, hybrid operational amplifier that features an excellent combination of high slow rate, fast settling time and large gain-bandwidth product. The AD3554 has a full differential input with matched input FETs for low offset voltage.

The AD3554 can supply  $\pm 100$ mA at 10 yolts. The slew rate is 1000V/ $\mu$ s minimum; 1200V/ $\mu$ s is typical. Settling time to  $\pm 0.05\%$  of final value is only 150ns when configured as an inverting amplifier. The user can optimize the combination of bandwidth, slew rate, and settling time for a particular application by selecting the external compensation capacitor.

The AD3554 is recommended for any operational amplifier application where speed and bandwidth are important considerations. The high slew rate and fast settling time make the AD3554 an excellent choice for use in fast D/A converters, fast current amplifiers, integrators, waveform generators and multiplexer buffers.

The AD3554 is available in three versions: the "A" and "B" are specified over the  $-25^{\circ}$ C to  $+85^{\circ}$ C temperature range and "S" over the  $-55^{\circ}$ C to  $+125^{\circ}$ C operating temperature range. All devices are packaged in the hermetically-sealed TO-3 style metal can.

The AD3554 is a pin-compatible replacement for 3554 devices from other manufacturers.

#### RODUCT HIGHLIGHTS

The high slew rate (1000V/ $\mu$ s min) and fast settling time to 0.01% (250ns max) make the AD3554 ideal for D/A, A/D, sample-hold, and video instrumentation circuits.

2. Laser trimming techniques reduce initial offset voltage to as low as 1mV max (AD3554B), thus eliminating the need for external rulling in many applications.

- Very high gain-bandwidth product (1.7GHz typical at A = 1000) makes the AD3554 ar ideal choice for high frequency amplifier applications.
- FET inputs result in a low bias current (50pA max, 10pA typ) in a high gain-bandwidth product operational amplifier.
- 5. Full differential input makes the AD3554 ideal for all standard operational amplifier applications such as high speed integrators, differentiators, and high gain amplifiers.
- 6. The 100mA at 10V output makes the AD3554 suitable for many applications that require high output power, such as cable drivers. The capacitance of coaxial cable (e.g., 29pF/foot for RG-58) does not load the AD3554 when the coaxial cable or transmission line is terminated in its characteristic impedance.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. 
 Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062

 Tel: 617/329-4700
 TWX: 710/394-6577

 West Coast
 Mid-West
 Texas

 714/842-1717
 312/653-5000
 214/231-5094

# **SPECIFICATIONS** (typical @ $T_{CASE} = +25^{\circ}C$ and $V_{S} = \pm 15V$ dc unless otherwise specified)

MODEL	AD3554AM	AD3554BM	AD3554SM <sup>1</sup>
OPEN LOOP GAIN			
No Load	106dB (100dB min)	*	*
$R_L = 100\Omega$	96dB (90dB min)		*
OUTPUT CHARACTERISTICS			
Voltage $@$ I <sub>O</sub> = ±100mA	±11V (±10V min)	*	*
Output Resistance, Open Loop @ f = 10MHz	20Ω		
Current @ $V_0 = \pm 10V$	±125mA (±100mA min)	*	*
REQUENCY RESPONSE			
Bandwidth (0dB, Small Signal, $C_F = 0$ ) <sup>2</sup>	90MHz (70MHz min)	*	*
Gain-Bandwidth Product, $C_F = 0$	,		
G = 10V/V	225MHz (150MHz min)	*	•
G = 100 V/V	725MHz (425MHz min)	*	*
G = 1000 V/V	1700MHz (1000MHz min)	*	
Full Power Bandwidth, C <sub>F</sub> = 0, V <sub>O</sub> = 20V p-p,	, , , , , , , , , , , , , , , , , , ,		
$R_{L} = 100\Omega$	19MHz (16MHz min)	*	•
Slew Rate, $C_F = 0$ , $V_O = 20V p-p$ ,			
$R_L = 100\Omega$	1200V/µs (1000V/µs min)	*	*
Settling Time, $A = -1$ , to $\pm 1\%$	60ns	*	*
to ±0.1%	120ns	*	*
to ±0.05%	140ns (150ns max)	*	*
to ±0.01%	200ns (250ns max)	*	*
INPUT OFFSET VOLTAGE			
Initial Offset			**
	0.5 mV (2.0 mV max)	0.2mV (1.0mV max)	10. 11/00 (25 11/00
vs. Temperature	$20\mu V/1C$ (50 $\mu V/C$ max)	$8\mu V/^{\circ}C (15\mu V/^{\circ}C max)$	$12\mu V/^{\circ}C$ ( $25\mu V/^{\circ}C$ max)
vs. Supply, T <sub>A</sub> = min to max	80µVYV (300µV/V prax)	$\square$	*
NPUT BIAS CURRENT			
Either Input <sup>3</sup>	10pA (50pA max)		*
Initial Difference	2pA (10pA max)		7*
vs. Supply Voltage	1pAAP		
NPUT IMPEDANCE			
Differential	10 <sup>11</sup> Ω  2pF		
Common Mode	$10^{11} \Omega \ 2 pF$		· / / / / /
NPUT VOLTAGE RANGE			
Max Safe Input Voltage	+37		
Common Mode	$\pm V_{CC}$		
Common Mode Rejection, $V_{CM} = +7V, -10V$	$\pm ( V_{CC} -4)$		
	78dB (60dB min)		*
OWER SUPPLY			
Rated Performance	±15V	*	*
Operating	±(7 to 18)V	*	*
Quiescent Current	28mA (45mA max)	*	*
NPUT NOISE <sup>2</sup>			
Voltage, $f_0 = 1$ Hz	$125 \text{nV}/\sqrt{\text{Hz}}$ (450 nV/ $\sqrt{\text{Hz}}$ max)	•	*
$f_o = 10Hz$	$50 \text{nV}/\sqrt{\text{Hz}}$ (160 nV/ $\sqrt{\text{Hz}}$ max)	*	*
$f_0 = 100Hz$	$25 \text{nV}/\sqrt{\text{Hz}}$ (90 nV/ $\sqrt{\text{Hz}}$ max)	*	*
$f_0 = 1 \text{kHz}$	$15 \text{nV}/\sqrt{\text{Hz}}$ (50 nV/ $\sqrt{\text{Hz}}$ max)	*	*
$f_0 = 10 \text{kHz}$	$10nV/\sqrt{Hz}$ (35nV/ $\sqrt{Hz}$ max)	*	*
$f_0 = 100 \text{kHz}$	$8nV/\sqrt{Hz}$ (25nV/ $\sqrt{Hz}$ max)	*	*
$f_0 = 1MHz$	$7nV/\sqrt{Hz}$ (25nV/ $\sqrt{Hz}$ max)	*	
$f_B = 0.3$ Hz to 10Hz	$2\mu V p-p (7\mu V p-p max)$	*	*
$f_B = 10$ Hz to 1MHz	$8\mu V \text{ rms} (25\mu V \text{ rms max})$		*
Current, $f_B = 3Hz$ to 10Hz	45fA p-p	*	*
$f_B = 10$ Hz to 1MHz	2pA rms	*	*
	-r		-
EMPERATURE RANGE	222 250 -		
Operating, Rated Performance	$-25^{\circ}$ C to $+85^{\circ}$ C	*	$-55^{\circ}$ C to $+125^{\circ}$ C
Storage	$-65^{\circ}$ C to $+150^{\circ}$ C	*	*
ACKAGE (TO-3 Style)	AD3554AM	AD3554BM	AD3554SM
		Language and the set of the second set of the second s	
RICES			
(1-24)	\$73.00	\$83.50	\$97.50
RICES (1–24) (25–99)	\$73.00 \$59.00	\$83.50 \$66.50	\$97.50 \$78.00
(1-24)	\$73.00 \$59.00 \$47.50	\$83.50 \$66.50 \$56.00	\$97.50 \$78.00 \$66.00

•Specifications same as AD3554AM. ••Specifications same as AD3554BM.

NOTES
<sup>1</sup> The AD3554SM is available fully screened to the requirements of MIL-STD-883B. Order part number AD3554SM/883B.
<sup>2</sup> These parameters are untested and not guaranteed. This specification is established to a 90% confidence level.
<sup>3</sup> Bias Current specifications are guaranteed maximum at either input at T<sub>CASE</sub> = +25° C. For higher temperatures, the current doubles every 10° C.

Specifications subject to change without notice.




Figure 1. Open Loop Frequency Response (Voltage Gain)




Figure 4. Slew Rate vs. Compensation




Figure 7. Settling Time vs. Output Voltage Change (Circuit of Figure 18A)




Figure 10. Open Loop Gain vs. Supply Voltage




Figure 2. Open Loop Frequency Response (Phase Shift)






Figure 3. Output Voltage vs. Frequency



Capacitor vs. Closed Loop Gain Gain






Figure 8. Voltage Follower Large Signal Response




Figure 11. Dynamic Characteristics vs. Supply Voltage

Figure 9. Voltage Follower Small Signal Response




Figure 12. Dynamic Characteristic vs. Temperature




Figure 18A. Settling Time Test Circuit Schematic

Figure 18B. Settling Time Test Circuit Layout





Figure 18C. Unity Gain Inverter Settling Time

as remercases are risk or oscillation due to increased printed circuit board capacitance.

#### COMPENSATION


The user can optimize the bandwidth, slew rate, or settling time by selecting the external frequency compensation capacitor. No compensation capacitor is required for closed loop gains above 50 and when the load capacitance is less than 100pF. When driving capacitive loads greater than 470pF, in low closed loop gain configurations, connect a 1000pF capacitor between pin 8 and the positive supply. The performance may be improved by connecting a small resistor in series with the output and a small capacitor from pin 1 to 5. See Typical Circuits.


The flat high frequency response of the AD3554 may be preserved and any high frequency peaking avoided by connecting a small capacitor in parallel with the feedback resistor. This capacitor will compensate for the closed loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier, typically 2pF, and the input and feedback resistors. Using small resistor values will keep the break frequency of this zero sufficiently high, avoiding peaking and preserving the phase margin. Figure 19. Unity Gain Inverter



\*THESE COMPONENTS MAY BE ELIMINATED WHEN NOT DRIVING LARGE CAPACITIVE LOADS.







\*THESE COMPONENTS MAY BE ELIMINATED WHEN NOT DRIVING LARGE CAPACITIVE LOADS.

Figure 21. Inverting Gain of 10 Amplifier



MECHANICAL INFORMATION **OUTLINE DIMENSIONS** Dimensions shown in inches and (mm). NONINVERTING 6 OF FSET NUI 10 INVERTING C 54) INPUT 5 0.40 (10.16 AX ) OFFSET 4 0.25 NULL 1) OUTPUT 6.35) FREQUENCY 3 2 V+ 0.04 (1.01) A RECOMMENDED SOCKET IS THE ROBINSON-NUGENT PART NUMBER 0002011. <u>1.18 (29.89)</u> 1.20 (30.41) **TO-3 STYLE** BOTTOM VIEW 40 4 1.02 (25.9) 7 6 5 3 0.151 (3.83) 0.161 (4.09) 2 0.50 (12.7) BOTTOM VIEW

PRINTED IN U.S.A.