	REVISIONS		
LTR	DESCRIPTION	DATE	APPROVED



Prepared in accordance with ASME Y14.24 Vendor item drawing REV PAGE REV PAGE REV **REV STATUS OF PAGES** PAGE 2 3 4 5 6 7 9 10 11 12 13 1 8 PREPARED BY DLA LAND AND MARITIME PMIC N/A COLUMBUS, OHIO 43218-3990 https://www.dla.mil/landandmaritime Phu H. Nguyen Original date of drawing CHECKED BY TITLE YY MM DD MICROCIRCUIT, DIGITAL, QUAD CHANNEL, Phu H. Nguyen 256-POSITION, SPI, NONVOLATINE DIGITAL POTENTIOMETER, MONOLITHIC SILICON **APPROVED BY** 20-01-22 Muhammad A. Akbar SIZE CODE IDENT. NO. DWG NO. V62/20603 Α 16236 REV **PAGE** 1 **OF** 13

1. SCOPE

1.2.1

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance Quad Channel, 256-Position, SPI, Nonvolatile Digital Potentiometer microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/20603 Drawing number	- <u>01</u> Device type (See 1.2.1)	Case outline (See 1.2.2)	E Lead finish (See 1.2.3)	
1 Device type(s).				
Device type	<u>Generic</u>	<u>Cir</u>	cuit function	
01	AD5144-EP	Quad Cha Potentior	annel, 256-Position, SPI, neter	Nonvolatile Digital

1.2.2 <u>Case outline(s)</u>. The case outlines are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	20	JEDEC MO-153-AC	Small Outline Transistor Package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	Material
A B C D E F Z	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Tin-lead alloy (BGA/CGA) Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/20603
COLUMBUS, OHIO	A	16236	
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/ 2/

$\begin{array}{l} V_{DD} \text{ to GND} \\ V_{SS} \text{ to GND} \\ V_{DD} \text{ to } V_{SS} \\ V_{LOGIC} \text{ to GND} \\ V_{A}, V_{W}, V_{B} \text{ to GND} \\ \end{array}$	+0.3 V to -7.0 V 7 V 0.3 V to V _{DD} +0.3 V or +7.0 V (whichever is less)
IA, IW, IB:	
Pulsed <u>3</u> /, R _{AW} = 10 kΩ	
Frequency > 10 kHz	
Frequency ≤ 10 kHz	
Digital Inputs	0.3 V to V_{LOGIC} +0.3 V or +7.0 V (whichever is less)
Operating Temperature Range, T _A <u>5</u> /	55°C to +125°C
Maximum Junction Temperature, TJ Maximum	150°C
Storage Temperature Range	65°C to +150°C
Reflow Soldering:	
Peak Temperature	260°C
Time at Peak Temperature	
Package Power Dissipation	(Τ _J max – Τ _A)/ θ _{JA}
Field Induced Charged Device Model (FICDM)	

1.4 Thermal Resistance.

Case outline	θ _{JA} <u>6</u> /	θ _{JC}	Unit
Case X	143	45	°C/W

 $TA = 25^{\circ}C$, unless otherwise noted.

- <u>2/</u> <u>3/</u> The maximum terminal current is bounded by the maximum current handling of the switches, the maximum power dissipation of the package, and the maximum applied voltage across any two of the A, B, and W terminals at a given resistance.
- <u>4/</u> <u>5/</u> <u>6</u>/ d = pulse duty factor.
- T_A includes programming of EEPROM memory.
- Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board, still air (0 m/sec airflow). See JEDEC JESD-51.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/20603 PAGE 3	
		REV	PAGE 3	

^{1/} Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

2. APPLICABLE DOCUMENTS

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEP95 – Registered and Standard Outlines for Semiconductor Devices

JESD51 – Methodology for the Thermal Measurement of Component Packages (Single Semiconductor Device).

(Applications for copies should be addressed to the Electronic Industries Alliance, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107 or online at https://www.jedec.org)

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

- 3.5 Diagrams.
- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Terminal function</u>. The terminal function shall be as shown in figure 3.
- 3.5.4 <u>Functional block diagram</u>. The functional block diagram shall be as shown in figure 4.
- 3.5.5 Input Shift Register Contents. The Input Shift Register Contents shall be as shown in figure 5.
- 3.5.6 <u>SPI Serial Interface Timing Diagram, CPOL = 0, CPHA = 1</u>. The SPI Serial Interface Timing Diagram, CPOL = 0, CPHA = 1 shall be as shown in figure 6.
- 3.5.7 <u>SPI Serial Interface Timing Diagram, CPOL = 1, CPHA = 0</u>. The SPI Serial Interface Timing Diagram, CPOL = 1, CPHA = 0 shall be as shown in figure 7.

DLA LAND AND MARITIME	SIZE CODE IDENT NO.		DWG NO.	
COLUMBUS, OHIO	A 16236		V62/20603	
		REV	PAGE 4	

Test	Symbol	Test conditions		Limits		Unit
		<u>2</u> /	Min	Тур <u>3</u> /	Max	
DC CHARACTERISTICS-RHEOST	TAT MODE (ALL	RESISTIVE DIGITAL-TO-ANALOG	G CONVERTER	S (RDA	Cs))	
Resolution	N		8			Bits
Resistor Integral Nonlinearity <u>4</u> /	R-INL	Terminal A and Terminal B resistor (R_{AB}) = 10 k Ω				
		$V_{DD} \ge 2.7 V$	-2	±0.2	+2	LSB
		V _{DD} < 2.7 V	-5	±1.5	+5	LSB
Resistor Differential Nonlinearity <u>4</u> /	R-DNL		-0.5	±0.2	+0.5	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		-8	±1	+8	%
Resistance Temperature Coefficient <u>5</u> /	(ΔR _{AB} /R _{AB})/ΔT × 10 ⁶	Code = full scale		35		ppm/°C
Wiper Resistance <u>5</u> /	RW	Code = zero scale, R_{AB} = 10 k Ω		55	125	Ω
Bottom Scale or Top Scale	R_{BS} or R_{TS}	R _{AB} = 10 kΩ		40	80	Ω
Nominal Resistance Match	R_{AB1}/R_{AB2}	Code = 0xFF	-1	±0.2	+1	%
DC CHARACTERISTICS—POTENT	IOMETER DIVID	ER MODE (ALL RDACs)		-		
Integral Nonlinearity <u>6</u> /	INL	R _{AB} = 10 kΩ	-1	±0.2	+1	LSB
Differential Nonlinearity 6/	DNL		-0.5	±0.2	+0.5	LSB
Full-Scale Error	Vwfse	R _{AB} = 10 kΩ	-2.5	-0.1		LSB
Zero-Scale Error	V _{WZSE}	RAB = 10 kΩ		1.2	3	LSB
Voltage Divider Temperature Coefficient <u>5</u> /	(ΔV _W /V _W)/ΔT × 10 ⁶	Code = half scale		±5		ppm/°C
RESISTOR TERMINALS						
Maximum Continuous Current	I_A , I_B , and I_W	R _{AB} = 10 kΩ	-6		+6	mA
Terminal Voltage Range <u>7/</u>			V _{SS}		V _{DD}	V
Capacitance A, Capacitance B <u>5</u> /	C _A , C _B	f = 1 MHz, measured to GND, code = half scale, R_{AB} = 10 k Ω		25		pF
Capacitance W <u>5</u> /	Cw	f = 1 MHz, measured to GND, code = half scale, R_{AB} = 10 k Ω		12		pF
Common-Mode Leakage Current <u>5</u> /		Terminal A voltage (V _A) = wiper terminal voltage (V _W) = Terminal B voltage (V _B)	-500	±15	+500	nA
DIGITAL INPUTS						
Input Logic						
High	V _{INH}	V_{LOGIC} = 1.8 V to 2.3 V	$0.8 \times V_{\text{LOGIC}}$			V
		V_{LOGIC} = 2.3 V to 5.5 V	$0.7 \times V_{LOGIC}$			V
Low	V _{INL}				$0.2 \times V_{LOGIC}$	V
Input Hysteresis <u>5</u> /	V _{HYST}		$0.1 \times V_{LOGIC}$			V
Input Current <u>5</u> /	l _{iN}				±1	μA
Input Capacitance <u>5</u> /	CIN			5		pF

TABLE I. Electrical performance characteristics. 1/

See footnote at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/20603 PAGE 5
		REV	PAGE 5

Test	Symbol	Test conditions		Limits		Unit
		<u>2</u> /	Min	Тур <u>3</u> /	Max	
DIGITAL OUTPUTS						
Output High Voltage	V _{OH}	Pull-up resistor (R _{PULL-UP}) = 2.2 kΩ to V _{LOGIC}		VLOGIC		V
Output Low Voltage	V _{OL}	Sink current (I_{SINK}) = 3 mA I_{SINK} = 6 mA, V_{LOGIC} > 2.3 V			0.4 0.6	V V
Three-State Leakage Current			-1		+1	μA
Three-State Output Capacitance				2		pF
POWER SUPPLIES	•				•	
Single-Supply Range		Vss = GND	2.3		5.5	V
Dual-Supply Range			±2.25		±2.75	V
Logic Supply Range		Single supply, V_{SS} = GND Dual supply, V_{SS} < GND	1.8 2.25		V _{DD} V _{DD}	V
Positive Supply Current	IDD	$V_{INH} = V_{LOGIC} \text{ or } V_{INL} = GND$ $V_{DD} = 5.5 \text{ V}$ $V_{DD} = 2.3 \text{ V}$		0.7 400	5.5	μA nA
Negative Supply Current	I _{SS}	$V_{INH} = V_{LOGIC}$ or $V_{INL} = GND$	-5.5	-0.7		μA
EEPROM Store Current <u>5</u> / <u>8</u> /	IDD_EEPROM_STORE	$V_{INH} = V_{LOGIC}$ or $V_{INL} = GND$		2		mA
EEPROM Read Current <u>5/ 9</u> /	IDD_EEPROM_READ	$V_{INH} = V_{LOGIC}$ or $V_{INL} = GND$		320		μA
Logic Supply Current	ILOGIC	$V_{INH} = V_{LOGIC}$ or $V_{INL} = GND$		0.05	1.4	μA
Power Dissipation <u>10</u> /	P _{DISS}	$V_{INH} = V_{LOGIC}$ or $V_{INL} = GND$		3.5		μW
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} / \Delta V_{SS} = V_{DD} \pm 10\%$, code = full scale		-66	-60	dB
DYNAMIC CHARACTERISTICS	<u>11/</u>				•	
Bandwidth	BW	−3 dB, R _{AB} = 10 kΩ		3		MHz
Total Harmonic Distortion	THD	V_{DD}/V_{SS} = ±2.5 V, V_A = 1 V rms, V_B = 0 V, f = 1 kHz		-80		dB
Resistor Noise Density	€N_WB	Code = half scale, $T_A = 25^{\circ}C$, f = 10 kHz, $R_{AB} = 10 k\Omega$		7		nV/√H:
VW Settling Time	t _S	VA = 5 V, VB = 0 V, from zero scale to full scale, ± 0.5 LSB error band, R _{AB} = 10 kΩ		2		μs
Crosstalk (CW1/CW2)	CT	R _{AB} = 10 kΩ		10		nV-see
Analog Crosstalk	C _{TA}			-90		dB
Endurance <u>12</u> /		T _A = 25°C		1		Mcycle
		-40°C < T _A < +125°C	100			kcycle
Data Retention <u>13</u> / <u>14</u> /				50		Years

TABLE I. Electrical performance characteristics - Continued. 1/

See footnote at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/20603
		REV	PAGE 6

Test	Symbol	Test conditions		Limits		Unit
<u>16</u> /		<u>15</u> /	Min	Тур	Max	
INTERFACE TIMING SPECIFICATIONS						
SPI Interface					-	
SCLK cycle time	t1	VLOGIC > 1.8 V	20			ns
		VLOGIC = 1.8 V	30			
SCLK high time	t2	VLOGIC > 1.8 V	10			
5		VLOGIC = 1.8 V	15			
SCLK low time	t3	VLOGIC > 1.8 V	10			
		VLOGIC = 1.8 V	15			
SYNC to SCLK falling edge setup time	t4		10			
Data setup time	t5		5			
Data hold time	t6		5			
SYNC rising edge to next SCLK fall ignored	t7		10			
Minimum SYNC high time	t8 <u>17</u> /		20			
SCLK rising edge to SDO valid	t9 <u>18</u> /			50		
SYNC rising edge to SDO pin disable	t10				500	
Start-up time (not shown in Figure 6 and Figure 7)	t _{POWER-UP}				75	μs

 TABLE I.
 Electrical performance characteristics
 - Continued.
 1/

See footnote at end of table.


DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/20603
COLUMBUS, OHIO	A	16236	
		REV	PAGE 7

TABLE I. Electrical performance characteristics - Continued. 1/

- <u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ V_{DD} = 2.3 V to 5.5 V and V_{SS} = 0 V for the single-supply range, V_{DD} = 2.25 V to 2.75 V and V_{SS} = -2.25 V to -2.75 V for the dual-supply range, V_{LOGIC} = 1.8 V to 5.5 V, and -55°C < T_A < +125°C, unless otherwise noted. See the manufacturer data sheet for the test circuits that define the test conditions used in the Specifications section.</p>
- 3/ Typical values represent average readings at 25°C, VDD = 5 V, VSS = 0 V, and VLOGIC = 5 V.
- <u>4</u>/ Resistor integral nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to (0.7 × VDD)/RAB.
- 5/ Guaranteed by design and characterization, not subject to production test.
- $\underline{6}$ / INL and DNL are measured across the Terminal W and Terminal B voltage (VWB) with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V_A = V_{DD} and V_B = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.
- 7/ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dualsupply operation enables ground referenced bipolar signal adjustment
- 8/ IDD_EEPROM_STORE is different from the operating current. Supply current for EEPROM program lasts approximately 30 ms.
- 9/ IDD_EEPROM_READ is different from the operating current. Supply current for EEPROM read lasts approximately 20 µs.
- <u>10</u>/ PDISS is calculated from $(I_{DD} \times V_{DD}) + (I_{LOGIC} \times V_{LOGIC})$.
- <u>11</u>/ All dynamic characteristics use V_{DD}/V_{SS} = ±2.5 V, and V_{LOGIC} = 2.5 V.
- 12/ Endurance is qualified per JEDEC Standard 22, Method A117 to 100,000 cycles measured at -40°C to +125°C.
- 13/ Retention lifetime equivalent at junction temperature (TJ) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.
- 14/ 50 years apply to an endurance of 1000 cycles. An endurance of 100,000 cycles has an equivalent retention lifetime of 5 years.
- <u>15</u>/ V_{LOGIC} = 1.8 V to 5.5 V, and all specifications T_{MIN} to T_{MAX}, unless otherwise noted.
- <u>16</u>/ All input signals are specified with rising time (t_R) = falling time (t_F) = 1 ns/V (10% to 90% of V_{DD}) and timed from a voltage level of ($V_{IL} + V_{IH}$)/2.
- <u>17</u>/ Refer to t_{EEPROM_PROGRAM} and t_{EEPROM_READBACK} for memory command operations (see the control pins table in the AD5144 manufacturer data sheet for additional information).
- <u>18</u>/ The pull-up resistance (R_{PULL_UP}) = 2.2 k Ω to V_{DD} with a capacitance load of 168 pF.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/20603
COLUMBUS, OHIO	A	16236	
		REV	PAGE 8






NOTES:

- 1. All linear dimensions are in millimeters.
- 2. Falls within JEDEC MO-153-AC.



DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/20603
		REV	PAGE 9





Pin No.	Mnemonic	Description
1	SYNC	Synchronization Data Input, Active Low. When <u>SYNC</u> returns high, data is loaded into the input shift register.
2	GND	Ground Pin, Logic Ground Reference.
3	A1	Terminal A of RDAC 1. Vss ≤ V _A ≤ V _{DD} .
4	W1	Wiper Terminal of RDAC 1. Vss ≤ Vw ≤ Vpp.
5	B1	Terminal B of RDAC 1. Vss≤ Vb≤ VDD.
6	A3	Terminal A of RDAC 3. Vss ≤ V _A ≤ V _{DD} .
7	W3	Wiper Terminal of RDAC 3. Vss≤ Vw≤ Vod.
8	В3	Terminal B of RDAC 3. Vss≤ Vb≤ VDD.
9	VSS	Negative Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
10	A2	Terminal A of RDAC 2. Vss≤ Va≤ VDD.
11	W2	Wiper Terminal of RDAC 2. Vss ≤ Vw ≤ Vod.
12	B2	Terminal B of RDAC 2. Vss ≤ Vb ≤ VDD.
13	A4	Terminal A of RDAC 4. Vss≤ Va≤ VDD.
14	W4	Wiper Terminal of RDAC 4. Vss ≤ Vw ≤ Vod.
15	B4	Terminal B of RDAC 4. Vss ≤ VB ≤ VDD.
16	V_{DD}	Positive Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
17	V _{LOGIC}	Logic Power Supply, 1.8 V to V_DD. Decouple this pin with 0.1 μ F ceramic capacitors and 10 μ F capacitors.
18	SCLK	Serial Clock Line. Data is clocked in at the logic low transition.
19	SDI	Serial Data Input.
20	SDO	Serial Data Output. SDO is an open-drain output pin that must have an external pull-up resistor.

FIGURE 3. Terminal function.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/20603
COLUMBUS, OHIO	A	16236	
		REV	PAGE 10




FIGURE 4. Functional block diagram.






FIGURE 5. Input Shift Register Contents.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/20603
COLUMBUS, OHIO	A	16236	
		REV	PAGE 11








FIGURE 7. SPI Serial Interface Timing Diagram, CPOL = 1, CPHA = 0.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/20603
		REV	PAGE 12

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/default.aspx

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Order Quantity	Vendor part number
	04055	Tube quantities = 75	AD5144TRUZ10-EP
V62/20603-01XE	24355	Reel quantities = 1000	AD5144TRUZ10-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices 1 Technology Way P.O. Box 9106 Norwood, MA 02062-9106

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/20603
		REV	PAGE 13