

# AN-856 Application Note

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

### **AD7142 Applications Using Sensor Buttons**

by Wayne Palmer

The AD7142 device interfaces with external capacitance sensors. These sensors can be arranged as buttons, scroll bars or wheels, or a combination thereof. This application note describes the host processor requirements to support sensor button interfaces.

#### **AD7142 INTERRUPT CONFIGURATION OPTIONS**

#### Interrupt Operating Modes

The AD7142 supports two interrupt operating modes.

- End-of-Conversion Interrupt Mode. By using the STAGE\_COMPLETE\_EN register, the INT output can be configured to assert at the end of a conversion stage. Typically, STAGE0\_COMPLETE\_EN is set equal to 1, so that the INT output asserts at the end of every STAGE0 conversion.
- Touch Interrupt Mode. The INT is asserted only when a user contacts a sensor.

#### Interrupt Configuration and Interrupt Status Registers

Table 1 lists and describes the interrupt configuration registers. The registers described in Table 2 are required to be read back by the host processor after each interrupt to determine which sensor button was contacted.

Note that the host processor must service the AD7142 interrupt by reading the necessary register to deassert the AD7142 interrupt output. Failing to service the interrupt results in the interrupt remaining low at all times.

Table 1. Interrup	t Configuration	Registers
-------------------	-----------------	-----------

1 0	0		
Register Name	Address	Range	Description
STAGE_LOW_INT_EN	0x005	High/Low	STAGE <i>x</i> ( <i>x</i> = 0 through 11) Low Interrupt Enable 0 = Interrupt Source Disabled
STAGE_HIGH_INT_EN	0x006	High/Low	STAGE <i>x</i> ( <i>x</i> = 0 through 11) High Interrupt Enable 0 = Interrupt Source Disabled
STAGE_COMPLETE_EN	0x007	High/Low	STAGE <i>x</i> ( <i>x</i> = 0 through 11) End-of-Conversion Interrupt Control 0 = Interrupt Source Disabled

#### Table 2. Interrupt Status Registers

Register Name	Address	Range	Description
STAGE_LOW_INT_EN	0x008	High/Low	STAGEx (x = 0 through 11) CDC Conversion Low Limit Result 1 = STAGEx Low Threshold Level Exceeded
STAGE_HIGH_INT_EN	0x009	High/Low	STAGEx (x = 0 through 11) CDC Conversion High Limit Result 1 = STAGEx High Threshold Level Exceeded
STAGE_COMPLETE_EN	0x00A	High/Low	STAGEx (x = 0 through 11) CDC Conversion Completion Status 1 = STAGEx Conversion Completed

#### **INTERRUPT EXAMPLES**

Two examples are provided to describe an end-of-conversion interrupt and a touch interrupt operation for two sensor buttons. For these two examples, Sensor Button A and Button B (see Figure 1) are connected to CDC STAGE0 and CDC STAGE1, respectively, to respond by the CDC output codes falling below the ambient level.



Figure 1. Two Button Configuration Example

#### Example 1: End-of-Conversion Interrupt Mode

Interrupt configuration register settings:

Address 0x005 = 0x0000 // STAGE*x*\_LOW\_INT\_EN = 0 (*x* = 0 through 11)

Address 0x006 = 0x0000 // STAGE*x*\_HIGH\_INT\_EN = 0 (*x* = 0 through 11)

Address 0x007 = 0x0001 // STAGE0\_COMPLETE\_EN = 1 (end-of-conversion interrupt mode configured to assert the INT output at the completion of each STAGE0 conversion)

The system host processor is required to read back the low limit interrupt status registers at Address 0x008 after each interrupt to check if a sensor button was contacted during the conversion sequence. For the timing diagram shown in Figure 2, the low limit interrupt status register located at Address 0x008 reports results as shown in Table 3.

#### Table 3. Results of the Low Limit Interrupt Status Register

	Sequence 1	Sequence 2
Address 0x008	00000000000000011	000000000000010

<sup>1</sup> As shown in Figure 1, Sensor Button A is connected to STAGE0 and Sensor Button B is connected to STAGE1.



#### Example 2: Touch Interrupt Mode

Interrupt configuration register settings:

Address 0x005 = 0x0003 // STAGE0\_LOW\_INT\_EN = 1 and STAGE1\_LOW\_INT\_EN = 1

Address 0x006 = 0x0000 // STAGE*x*\_HIGH\_INT\_EN = 0 (*x* = 0 through 11)

Address 0x007 = 0x0000 // STAGEx\_COMPLETE\_EN = 0 (x = 0 through 11) As shown in Figure 3, two interrupts assert each time the user contacts a sensor. The first interrupt indicates the user has made contact, while the second interrupt indicates the user has lifted off (seized contact with) the sensor. The host processor is required to read back the low limit interrupt status register located at Address 0x008 for each interrupt.

The low limit interrupt status register located at Address 0x008 reports results as shown in Table 4. Note that Xs indicate "Don't Care".

Table 4. Results of the Low	Limit Interrupt Status Register

Serial Reads	Address 0x008 <sup>1</sup>
1	000000000000001
2	XXXXXXXXXXXXXXX
3	000000000000001
4	XXXXXXXXXXXXXXX

<sup>1</sup> As shown in Figure 1, Sensor Button A is connected to STAGE0 and Sensor Button B is connected to STAGE1.



### AN-856

## NOTES

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. AN06190-0-7/06(0)



www.analog.com

Rev. 0 | Page 4 of 4