## Data Sheet

## FEATURES

12-bit SAR ADC with $3 \mu s$ conversion time
4 uncommitted analog inputs Differential/single-ended
$\mathrm{V}_{\text {REF }} \mathbf{2 \times V _ { \text { REF } } \text { input ranges }}$
2 high-side current sense inputs 5 V to 59.4 V operating range
0.75\% maximum gain error
$\pm 200 \mathrm{mV}$ input range
2 external diode temperature sensor inputs
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ measurement range $\pm 2^{\circ} \mathrm{C}$ accuracy
Series resistance cancellation
1 internal temperature sensor: $\pm 2^{\circ} \mathrm{C}$ accuracy
Built-in monitoring features
Minimum/maximum recorder for each channel
Programmable alert thresholds
Programmable hysteresis
Four 12-bit, monotonic, 15 V DACs
5 V span, 0 V to 10 V offset
$8 \mu \mathrm{~s}$ settling time
10 mA sink and source capability
Power-on reset (POR) to 0 V
Internal 2.5 V reference
2-wire, fast mode $\mathrm{I}^{2} \mathrm{C}$ interface
Temperature range: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
Package type: 64-lead TQFP
Pin compatible with the AD7294

## APPLICATIONS

Cellular base stations<br>GSM, EDGE, UMTS, CDMA, TD-SCDMA, W-CDMA, WiMAX<br>Point-to-multipoint and other RF transmission systems<br>$12 \mathrm{~V}, 24 \mathrm{~V}, 48 \mathrm{~V}$ automotive applications<br>Industrial controls

## GENERAL DESCRIPTION

The AD7294-2 contains all the functions that are required for general-purpose monitoring and control of current, voltage, and temperature, integrated into a single-chip solution. The part includes low voltage ( $\pm 200 \mathrm{mV}$ ) analog input sense amplifiers for current monitoring across shunt resistors, temperature sense inputs, and four uncommitted analog input channels multiplexed into a SAR analog-to-digital converter (ADC) with a $3 \mu \mathrm{~s}$ conversion time. A high accuracy internal reference is provided to drive both the digital-to-analog converters (DACs) and the ADC . Four 12-bit DACs provide the outputs for voltage control. The AD7294-2 also includes limit registers for alarm functions. The part is designed for high voltage compliance: 59.4 V on the current sense inputs and up to a 15 V DAC output voltage.
The AD7294-2 is a highly integrated solution that offers all the functionality necessary for precise control of the power amplifier in cellular base station applications. In these types of applications, the DACs provide 12-bit resolution to control the bias currents of the power transistors. Thermal diode-based temperature sensors are incorporated to compensate for temperature effects. The ADC monitors the high-side current and temperature. This functionality is provided in a 64-lead TQFP, which operates over a temperature range of $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Revision History ..... 2
Functional Block Diagram ..... 3
Specifications .....  4
DAC Specifications ..... 4
ADC Specifications ..... 5
General Specifications ..... 7
Timing Characteristics ..... 8
Absolute Maximum Ratings ..... 9
Thermal Resistance ..... 9
ESD Caution ..... 9
Pin Configuration and Function Descriptions ..... 10
Typical Performance Characteristics ..... 12
Terminology ..... 17
DAC Terminology ..... 17
ADC Terminology ..... 17
Theory of Operation ..... 18
ADC Overview ..... 18
ADC Transfer Functions ..... 18
Analog Inputs ..... 19
Current Sensor. ..... 20
Analog Comparator Loop ..... 22
Temperature Sensor ..... 22
DAC Operation ..... 23
ADC and DAC Reference ..... 24
$V_{\text {drive }}$ Feature ..... 24
Register Settings ..... 25
Address Pointer Register ..... 25
Command Register ..... 26
ADC Result Register ..... 26
$\mathrm{T}_{\text {SENSE }} 1$ and $\mathrm{T}_{\text {sense }} 2$ Result Registers ..... 27
Tsense INT Result Register ..... 27
$\mathrm{DAC}_{\mathrm{A}}, \mathrm{DAC}_{\mathrm{B}}, \mathrm{DAC}_{\mathrm{C}}$, and $\mathrm{DAC}_{\mathrm{D}}$ Value Registers. ..... 27
Alert Status Register A, Alert Status Register B, and Alert Status Register C. ..... 28
Channel Sequence Register ..... 28
Configuration Register ..... 29
Power-Down Register ..... 30
DATA $_{\text {Low }}$ and DATA HIGH Registers ..... 30
Hysteresis Registers ..... 30
Remote Channel $\mathrm{T}_{\text {SENsE }} 1$ and $\mathrm{T}_{\text {Sense2 }}$ Offset Registers ..... 31
$\mathrm{I}^{2} \mathrm{C}$ Interface ..... 32
General $I^{2} \mathrm{C}$ Timing ..... 32
Serial Bus Address Byte ..... 32
Interface Protocol ..... 33
Modes of Operation ..... 36
Command Mode ..... 36
Autocycle Mode ..... 37
Alerts and Limits Theory ..... 38
ALERT_FLAG Bit ..... 38
Alert Status Registers ..... 38
DATA $_{\text {Low }}$ and DATA HIGH Monitoring Features ..... 38
Hysteresis ..... 39
Applications Information ..... 40
Base Station Power Amplifier Monitor and Control ..... 40
Gain Control of Power Amplifier. ..... 41
Outline Dimensions ..... 42
Ordering Guide ..... 42

## REVISION HISTORY

6/13—Revision 0: Initial Version

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## SPECIFICATIONS

## DAC SPECIFICATIONS

$A V_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V, AGND1 to AGND7 $=\mathrm{DGND}=0 \mathrm{~V}$, internal 2.5 V reference; $\mathrm{V}_{\mathrm{DRIVE}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted. DAC OUTV +AB and DAC OUTV $+\mathrm{CD}=4.5 \mathrm{~V}$ to 16.5 V ; OFFSET IN x is floating; therefore, the DAC output span $=0 \mathrm{~V}$ to 5 V .

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY ${ }^{1}$ |  |  |  |  |  |
| Resolution | 12 |  |  | Bits |  |
| Relative Accuracy (INL) |  | $\pm 1$ | $\pm 3$ | LSB |  |
| Differential Nonlinearity (DNL) |  | $\pm 0.3$ | $\pm 1$ | LSB | Guaranteed monotonic |
| Zero-Code Error |  | 2.5 | 6 | mV |  |
| Full-Scale Error |  |  | 10 | mV | DAC OUTV+ $=5.5 \mathrm{~V}$ |
| Offset Error |  |  | $\pm 4$ | mV | Measured in the linear region, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
|  |  |  | $\pm 2$ | mV | Measured in the linear region, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Offset Error Temperature Coefficient |  | $\pm 5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |  |
| Gain Error |  | $\pm 0.025$ | $\pm 0.155$ | \% FSR |  |
| Gain Error Drift |  | $\pm 5$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
| DAC OUTPUT CHARACTERISTICS |  |  |  |  |  |
| Output Voltage Span | 0 |  | $2 \times \mathrm{V}_{\text {REF }}$ | V | 0 V to 5 V for a 2.5 V reference |
| Output Voltage Offset | 0 |  | 10 | V | The output voltage span can be positioned in the 0 V to 15 V range; if the OFFSET IN x pin is left floating, the offset = $2 / 3 \times V_{\text {REF }}$, giving an output of 0 V to $2 \times \mathrm{V}_{\text {REF }}$ |
| Offset Input Pin Range | 0 |  | 5 | V | $\mathrm{V}_{\text {OUT }}=3 \times \mathrm{V}_{\text {Offset }}-2 \times \mathrm{V}_{\text {REF }}+\mathrm{V}_{\text {dac }}$ |
| DC Input Impedance ${ }^{2}$ |  | 75 |  | k $\Omega$ | $100 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {REF }}$, and $200 \mathrm{k} \Omega$ to AGND; see Figure 45 |
| Output Voltage Settling Time ${ }^{2}$ |  | 8 |  | $\mu \mathrm{s}$ | $1 / 4$ to $3 / 4$ change within $1 / 2$ LSB, measured from last SCL edge |
| Slew Rate ${ }^{2}$ |  | 1.1 |  | V/ $/ \mathrm{s}$ |  |
| Short-Circuit Current ${ }^{2}$ |  | 40 |  | mA | Full-scale current shorted to ground |
| Load Current ${ }^{2}$ |  | $\pm 10$ |  | mA | Source and/or sink within 200 mV of supply |
| Capacitive Load Stability ${ }^{2}$ | 10 |  |  | nF | $\mathrm{R}_{\mathrm{L}}=\infty$ |
| DC Output Impedance ${ }^{2}$ |  | 1 |  | $\Omega$ |  |
| REFERENCE |  |  |  |  |  |
| Reference Output Voltage | 2.49 | 2.5 | 2.51 | V | $\pm 0.2 \%$ maximum at $25^{\circ} \mathrm{C}, \mathrm{AV} \mathrm{DD}=5 \mathrm{~V}$ |
| Reference Input Voltage Range | 0 |  | AVDD -2 | V |  |
| Input Current |  | 400 | 480 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$ |
| Input Capacitance ${ }^{2}$ |  | 20 |  | pF |  |
| $\mathrm{V}_{\text {Ref }}$ Output Impedance ${ }^{2}$ |  | 5 |  | $\Omega$ | A buffer is required if the reference output is used to drive external loads |
| Reference Temperature Coefficient |  | 10 | 25 | ppm $/{ }^{\circ} \mathrm{C}$ |  |

[^0]
## ADC SPECIFICATIONS

$\mathrm{AV}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V , AGND1 to $\mathrm{AGND} 7=\mathrm{DGND}=0 \mathrm{~V}$, internal or external 2.5 V reference; $\mathrm{V}_{\mathrm{DRIVE}}=2.7 \mathrm{~V}$ to 5.5 V ; $\mathrm{V}_{\mathrm{PPX}}=\mathrm{AV}_{\mathrm{DD}}$ to 59.4 V ; $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted.

Table 2.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  |  |  |  |  |
| Resolution |  | 12 |  | Bits |  |
| Integral Nonlinearity (INL) ${ }^{1}$ |  | $\pm 0.5$ | $\pm 1$ | LSB | Differential mode |
|  |  | $\pm 0.5$ | $\pm 1.5$ | LSB | Single-ended or pseudo differential mode |
| Differential Nonlinearity (DNL) ${ }^{1}$ |  | $\pm 0.5$ | $\pm 0.99$ | LSB | Differential, single-ended, and pseudo differential modes |
| Single-Ended Mode |  |  |  |  |  |
| Offset Error |  | $\pm 1$ | $\pm 7$ | LSB |  |
| Offset Error Match |  | $\pm 0.4$ |  | LSB |  |
| Gain Error |  | $\pm 0.5$ | $\pm 4.5$ | LSB |  |
| Gain Error Match |  | $\pm 0.4$ |  | LSB |  |
| Differential Mode |  |  |  |  |  |
| Positive Gain Error |  | $\pm 1$ |  | LSB |  |
| Positive Gain Error Match |  | $\pm 0.5$ |  | LSB |  |
| Zero Code Error |  | $\pm 3$ |  | LSB |  |
| Zero Code Error Match |  | $\pm 0.5$ |  | LSB |  |
| Negative Gain Error |  | $\pm 1$ |  | LSB |  |
| Negative Gain Error Match |  | $\pm 0.5$ |  | LSB |  |
| CONVERSION RATE |  |  |  |  |  |
| Conversion Time ${ }^{2}$ |  | 3 |  | $\mu \mathrm{s}$ |  |
| Autocycle Update Rate ${ }^{2}$ |  | 50 |  | $\mu \mathrm{s}$ |  |
| Throughput Rate |  |  | 22.22 | kSPS | $\mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz}$ |
| ANALOG INPUT ${ }^{3}$ |  |  |  |  |  |
| Single-Ended Input Range | 0 |  | $V_{\text {ReF }}$ | V | 0 V to $\mathrm{V}_{\text {ReF }}$ mode |
|  | 0 |  | $2 \times \mathrm{V}_{\text {REF }}$ | V | 0 V to $2 \times \mathrm{V}_{\text {ReF }}$ mode |
|  | 0 |  | $\mathrm{V}_{\text {ReF }}$ | V | 0 V to $\mathrm{V}_{\text {ReF }}$ mode |
|  | 0 |  | $2 \times \mathrm{V}_{\text {REF }}$ | V | 0 V to $2 \times \mathrm{V}_{\text {ref }}$ mode |
| Fully Differential Input Range: $\mathrm{V}_{1 \mathbb{N}_{+}}-\mathrm{V}_{\mathbf{I N -}}$ | $-V_{\text {REF }}$ |  | $+V_{\text {REF }}$ | V | 0 V to $\mathrm{V}_{\text {ReF }}$ mode |
|  | $-2 \times V_{\text {REF }}$ |  | $+2 \times \mathrm{V}_{\mathrm{REF}}$ | V | 0 V to $2 \times \mathrm{V}_{\text {ref }}$ mode |
| Input Capacitance ${ }^{2}$ |  | 30 |  | $\mathrm{pF}$ |  |
| DC Input Leakage Current |  |  | $\pm 1$ | $\mu \mathrm{A}$ |  |
| DYNAMIC PERFORMANCE |  |  |  |  |  |
| Signal-to-Noise Ratio (SNR) ${ }^{1}$ | 73 |  |  | dB | $\mathrm{fiN}_{\text {I }}=10 \mathrm{kHz}$ sine wave; differential mode |
|  |  | 72 |  | dB | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{kHz}$ sine wave; single-ended and pseudo differential modes |
| Signal-to-Noise and Distortion Ratio (SINAD) ${ }^{1}$ | 72.5 |  |  | dB | $\mathrm{ffin}^{\prime}=10 \mathrm{kHz}$ sine wave; differential mode |
|  | 71.5 |  |  | dB | $\mathrm{fin}_{\mathrm{i}}=10 \mathrm{kHz}$ sine wave; single-ended and pseudo differential modes |
| Total Harmonic Distortion (THD) ${ }^{1}$ | -81 |  |  | dB | $\mathrm{fin}^{\prime}=10 \mathrm{kHz}$ sine wave; differential mode |
|  | -79 |  |  | dB | $\mathrm{fin}_{\mathrm{I}}=10 \mathrm{kHz}$ sine wave; single-ended and pseudo differential modes |
| Spurious-Free Dynamic Range (SFDR) ${ }^{1}$ | -81 |  |  | dB | $\mathrm{fiN}^{\prime}=10 \mathrm{kHz}$ sine wave; differential mode |
|  | -79 |  |  | dB | $\mathrm{fi}_{\mathrm{I}}=10 \mathrm{kHz}$ sine wave; single-ended and pseudo differential modes |
| Channel-to-Channel Isolation ${ }^{2}$ | -90 |  |  | dB | $\mathrm{fiN}_{\text {I }}=0.5 \mathrm{~Hz}$ to 100 kHz |

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter \& Min \& Typ \& Max \& Unit \& Test Conditions/Comments \\
\hline \begin{tabular}{l}
TEMPERATURE SENSOR-INTERNAL \\
Operating Range \\
Accuracy \\
Resolution \\
Update Rate
\end{tabular} \& -40 \& \[
\begin{aligned}
\& 0.25 \\
\& 5
\end{aligned}
\] \& \[
\begin{aligned}
\& +105 \\
\& \pm 2 \\
\& \pm 2.5
\end{aligned}
\] \& \[
\begin{aligned}
\& { }^{\circ} \mathrm{C} \\
\& { }^{\circ} \mathrm{C} \\
\& { }^{\circ} \mathrm{C} \\
\& { }^{\circ} \mathrm{C} \\
\& \mathrm{~ms}
\end{aligned}
\] \& Internal temperature sensor, \(\mathrm{T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}\) to \(+90^{\circ} \mathrm{C}\) Internal temperature sensor, \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+105^{\circ} \mathrm{C}\) LSB size \\
\hline \begin{tabular}{l}
TEMPERATURE SENSOR—EXTERNAL \\
Operating Range \\
Accuracy \\
Resolution \\
Low Level Output Current Source \({ }^{2}\) \\
Medium Level Output Current Source \({ }^{2}\) \\
High Level Output Current Source \({ }^{2}\) \\
Maximum Series Resistance (Rs) for External Diode \({ }^{2}\) \\
Maximum Parallel Capacitance ( \(C_{p}\) ) for External Diode \({ }^{2}\)
\end{tabular} \& -55 \& \[
\begin{aligned}
\& 0.25 \\
\& 8 \\
\& 32 \\
\& 128
\end{aligned}
\] \& +150
\(\pm 2\)

10 \& ${ }^{\circ} \mathrm{C}$ ${ }^{\circ} \mathrm{C}$ ${ }^{\circ} \mathrm{C}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mathrm{k} \Omega$ nF \& \begin{tabular}{l}
External transistor is 2N3906 <br>
Limited by external diode

$$
\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {DIODE }}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}
$$ <br>

LSB size <br>
For $< \pm 0.5^{\circ} \mathrm{C}$ additional error, $\mathrm{C}_{\mathrm{P}}=0$ (see Figure 29)

$$
\mathrm{R}_{\mathrm{s}}=0(\text { see Figure 28) }
$$

\end{tabular} <br>

\hline | CURRENT SENSE |
| :--- |
| Vpp Supply Range |
| Gain Error Differential Input RS(+)/RS(-) Input Bias Current CMRR/PSRR ${ }^{2}$ |
| Offset Error Offset Drift Amplifier Peak-to-Peak Noise ${ }^{2}$ $V_{\text {PP }}$ Supply Current | \& AV ${ }_{\text {dD }}$ \& \[

$$
\begin{aligned}
& \pm 200 \\
& 25 \\
& 110 \\
& \pm 50 \\
& 3 \\
& 400 \\
& 0.18
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 59.4 \\
& \pm 0.75 \\
& \\
& 32 \\
& \pm 780 \\
& \\
& 0.25
\end{aligned}
$$

\] \& | V |
| :--- |
| \% FSR |
| mV |
| $\mu \mathrm{A}$ |
| dB |
| $\mu \mathrm{V}$ |
| $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mu \mathrm{V}$ |
| mA | \& | $\mathrm{V}_{\mathrm{PP}}=\mathrm{AV} \mathrm{~V}_{\mathrm{DD}} \text { to } 59.4 \mathrm{~V}$ |
| :--- |
| 2.5 V reference |
| 2.5 V reference |
| Inputs shorted to $\mathrm{V}_{\mathrm{PP}}$ |
| Referred to input |
| Per channel, $\mathrm{V}_{\text {PP }} 1=\mathrm{V}_{\mathrm{PP}} 2=59.4 \mathrm{~V}$ | <br>


\hline | REFERENCE |
| :--- |
| Reference Output Voltage |
| Reference Input Voltage Range ${ }^{2}$ |
| DC Leakage Current |
| $V_{\text {REF }}$ Output Impedance ${ }^{2}$ |
| Input Capacitance ${ }^{2}$ |
| Reference Temperature Coefficient | \& \& | $2.5$ |
| :--- |
| 5 |
| 20 |
| 10 | \& \[

$$
\begin{aligned}
& 2.51 \\
& 4.1 \\
& \pm 2 \\
& \\
& 25
\end{aligned}
$$

\] \& | V |
| :--- |
| V |
| $\mu \mathrm{A}$ |
| $\Omega$ |
| pF |
| $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | \& | $\pm 0.2 \%$ maximum at $25^{\circ} \mathrm{C}$ |
| :--- |
| A buffer is required if the reference output is used to drive external loads | <br>

\hline
\end{tabular}

${ }^{1}$ See the Terminology section for more information.
${ }^{2}$ Guaranteed by design and characterization; not production tested.
${ }^{3} \mathrm{~V}_{\mathbb{N}_{+}}$and $\mathrm{V}_{\mathbb{I N}}$ must remain within AGND/AV $V_{D D}$. (The analog input pins are $\mathrm{V}_{\mathbb{N}} 3$ to $\mathrm{V}_{\mathbb{N}} \mathrm{O}_{\text {.) }}$
${ }^{4} \mathrm{~V}_{\mathbb{I N}-}=0 \mathrm{~V}$ for specified performance. For full input range on $\mathrm{V}_{\mathbb{N}-}$, see Figure 36.

## GENERAL SPECIFICATIONS

$A V_{\text {DD }}=4.5 \mathrm{~V}$ to 5.5 V , AGND 1 to $\mathrm{AGND} 7=\mathrm{DGND}=0 \mathrm{~V}$, internal or external 2.5 V reference; $\mathrm{V}_{\mathrm{DRIVE}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{PPX}}=\mathrm{AV}_{\mathrm{DD}}$ to 59.4 V ; DAC OUTV +AB and DAC OUTV $+\mathrm{CD}=4.5 \mathrm{~V}$ to 16.5 V ; OFFSET IN x is floating; therefore, DAC output span $=0 \mathrm{~V}$ to 5 V ; $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.


[^1]
## TIMING CHARACTERISTICS

## $I^{2} C$ Serial Interface

AV $\mathrm{DD}=4.5 \mathrm{~V}$ to 5.5 V , AGND1 to $\mathrm{AGND} 7=\mathrm{DGND}=0 \mathrm{~V}$, internal or external 2.5 V reference; $\mathrm{V}_{\mathrm{Drive}}=2.7 \mathrm{~V}$ to 5.5 V ; $\mathrm{V}_{\mathrm{ppx}}=\mathrm{A} \mathrm{V}_{\mathrm{DD}}$ to 59.4 V ; DAC OUTV +AB and DAC OUTV + CD $=4.5 \mathrm{~V}$ to 16.5 V ; OFFSET IN x is floating, therefore, DAC output span $=0 \mathrm{~V}$ to 5 V ; $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted.

Table 4.

| Parameter ${ }^{1}$ | Limit at TMin, $\mathrm{T}_{\text {max }}$ | Unit | Symbol | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {ccı }}$ | 400 | kHz max |  | SCL clock frequency |
| $\mathrm{t}_{1}$ | 2.5 | $\mu \mathrm{s}$ min |  | SCL cycle time |
| $\mathrm{t}_{2}$ | 0.6 | $\mu \mathrm{s}$ min | $\mathrm{t}_{\mathrm{HIGH}}$ | SCL high time |
| $\mathrm{t}_{3}$ | 1.3 | $\mu s$ min | tıow | SCL low time |
| $\mathrm{t}_{4}$ | 0.6 | $\mu s$ min | thi,STA | Start/repeated start condition hold time |
| $\mathrm{t}_{5}$ | 100 | ns min | $\mathrm{t}_{\text {SU, }}$, ${ }^{\text {at }}$ | Data setup time |
| $\mathrm{t}_{6}$ | 0.9 | $\mu \mathrm{s}$ max | $\mathrm{thd}, \mathrm{DAT}^{\text {d }}$ | Data hold time |
|  | 0 | $\mu s$ min |  | Data hold time |
| $\mathrm{t}_{7}$ | 0.6 | $\mu s$ min | $\mathrm{tsu}_{\text {U,STA }}$ | Setup time for repeated start |
| $\mathrm{t}_{8}$ | 0.6 | $\mu s$ min | tsu,sto | Stop condition setup time |
| $\mathrm{t}_{9}$ | 1.3 | $\mu s$ min | $\mathrm{t}_{\text {BuF }}$ | Bus free time between a stop and a start condition |
| $\mathrm{t}_{10}{ }^{2}$ | 300 | ns max | $\mathrm{t}_{\mathrm{R}}$ | Rise time of SCL and SDA when receiving |
|  | 0 | ns min | $\mathrm{t}_{\mathrm{R}}$ | Rise time of SCL and SDA when receiving (CMOS compatible) |
| $\mathrm{t}_{11}{ }^{2}$ | 300 | ns max | $\mathrm{t}_{\mathrm{F}}$ | Fall time of SDA when transmitting |
|  | $20 \times\left(\mathrm{V}_{\text {DRIVE }} / 5.5 \mathrm{~V}\right)$ | $n \mathrm{nmin}$ | $\mathrm{t}_{\mathrm{F}}$ | Fall time of SCL and SDA when transmitting |
|  | 0 | $n \mathrm{~ns}$ min | $\mathrm{t}_{\mathrm{F}}$ | Fall time of SDA when receiving (CMOS compatible) |
|  | 300 | ns max | $\mathrm{t}_{\mathrm{F}}$ | Fall time of SCL and SDA when receiving |
| $\mathrm{Cb}^{3}$ | 400 | pF max |  | Capacitive load for each bus line |

${ }^{1}$ See Figure 2.
${ }^{2} t_{R}$ and $t_{F}$ are measured between $0.3 \mathrm{~V}_{\mathrm{DD}}$ and $0.7 \mathrm{~V}_{\mathrm{DD}}$.
${ }^{3} \mathrm{C}_{\mathrm{b}}$ is the total capacitance in pF of one bus line.

## Timing and Circuit Diagrams



Figure 2. $1^{2}$ C-Compatible Serial Interface Timing Diagram


Figure 3. Load Circuit for Digital Output

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. ${ }^{1}$
Table 5.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {PPX }}$ to AGND | -0.3 V to +65 V |
| AV ${ }_{\text {dD }}$ to AGND | -0.3 V to +7 V |
| DAC OUTV+ AB to AGND | -0.3 V to +17 V |
| DAC OUTV+ CD to AGND | -0.3 V to +17 V |
| $\mathrm{V}_{\text {drive }}$ to OPGND | -0.3 V to +7 V |
| Digital Inputs to OPGND | -0.3 V to $\mathrm{V}_{\text {dRIV }}+0.3 \mathrm{~V}$ |
| $\overline{\text { RESET }}$ to OPGND | -0.3 V to +7 V |
| SDA/SCL to OPGND | -0.3 V to +7 V |
| Digital Outputs to OPGND | -0.3 V to $\mathrm{V}_{\text {dRIVE }}+0.3 \mathrm{~V}$ |
| RS(+)/RS(-) to $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {PPX }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\text {PPX }}+0.3 \mathrm{~V}$ |
| REFout/REFin ADC to AGND | -0.3 V to $\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| REFout/REF ${ }_{\text {IN }}$ DAC to AGND | -0.3 V to $\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| OPGND to AGND | -0.3 V to +0.3 V |
| OPGND to DGND | -0.3 V to +0.3 V |
| AGND to DGND | -0.3 V to +0.3 V |
| Voutx to AGND | -0.3 V to DAC OUTV $+\mathrm{xx}+0.3 \mathrm{~V}$ |
| Analog Inputs to AGND | -0.3 V to $\mathrm{AV} \mathrm{VD}+0.3 \mathrm{~V}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{T}_{\text {max }}$ ) | $150^{\circ} \mathrm{C}$ |
| ESD, Human Body Model | 1 kV |
| Reflow Soldering Peak Temperature | $260^{\circ} \mathrm{C}$ |

[^2]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

To conform with IPC-2221 industrial standards, it is advisable to use conformal coating on the high voltage pins.

## THERMAL RESISTANCE

Table 6. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 64-Lead TQFP | 54 | 16 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. Pin Configuration
Table 7. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 2,61 | RS2(-), RS1(-) | Connection for External Shunt Resistor. |
| 3,60 | RS2(+), RS1 (+) | Connection for External Shunt Resistor. |
| $\begin{aligned} & 1,4,5,8 \\ & 16,17,25, \\ & 32,33,57 \\ & 59,64 \end{aligned}$ | NC | This pin has no internal connection. |
| 14 | FACTORY TEST | Factory Test Pin. To maintain pin compatibility with the AD7294, this pin can tolerate being connected to voltages of up to 5.5 V . |
| 56 | $A V_{\text {D }}$ | Analog Supply Pin. The operating range is 4.5 V to 5.5 V . This pin provides the supply voltage for all the analog circuitry on the AD7294-2. This supply should be decoupled to AGND with one $10 \mu \mathrm{~F}$ tantalum capacitor and a $0.1 \mu \mathrm{~F}$ ceramic capacitor. |
| $\begin{aligned} & 6,7,13, \\ & 24,34, \\ & 55,58 \end{aligned}$ | AGND1 to AGND7 | Analog Ground. Ground reference point for all analog circuitry on the AD7294-2. Refer all analog input signals and any external reference signal to this AGND voltage. Connect all seven of these AGND pins to the AGND plane of the system. Note that AGND5 is a DAC ground reference point and should be used as a star ground for circuitry being driven by the DAC outputs. Ideally, the AGND and DGND voltages should be at the same potential and must not be more than 0.3 V apart, even on a transient basis. |
| 9, 12 | D2(-), D1(-) | Temperature Sensor Analog Inputs. These pins are connected to the external temperature sensing transistor. See Figure 43 and Figure 44. |
| 10, 11 | D2(+), D1(+) | Temperature Sensor Analog Inputs. These pins are connected to the external temperature sensing transistor. See Figure 43 and Figure 44. |
| 15 | REFout/REFin DAC | DAC Reference Output/Input Pin. The REFout/REF ${ }_{\text {IN }}$ DAC pin is common to all four DAC channels. On power-up, the default configuration of this pin is as an external reference (REFin). Enable the internal reference by writing to the power-down register; see Table 27. Decoupling capacitors ( 220 nF recommended) are connected to this pin to decouple the reference buffer. If the output is buffered, the on-chip reference can be taken from this pin and applied externally to the rest of a system. A maximum external reference voltage of $A V_{D D}-2 \mathrm{~V}$ can be supplied to the REFout portion of the REFout/REFin DAC pin. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & 18,23, \\ & 26,31 \end{aligned}$ | OFFSET IN A to OFFSETIND | DAC Analog Offset Input Pins. These pins set the desired output range for each DAC channel. The DACs have an output voltage span of 5 V , which can be shifted from 0 V to 5 V to a maximum output voltage of 10 V to 15 V by supplying an offset voltage to these pins. These pins can be left floating, in which case decouple them to AGND with a 100 nF capacitor. |
| $\begin{aligned} & 19,22, \\ & 27,30 \end{aligned}$ | Vout ${ }^{\text {a }}$ to $V_{\text {out }}$ D | Buffered Analog DAC Outputs for Channel A to Channel D. Each DAC analog output is driven from an output amplifier that can be offset using the OFFSET IN x pin. The DAC has a maximum output voltage span of 5 V that can be level shifted to a maximum output voltage level of 15 V . Each output is capable of sourcing and sinking 10 mA and driving a 10 nF load. |
| 20,29 | DAC OUT GND AB, DAC OUT GND CD | Analog Ground. Analog ground pins for the DAC output amplifiers on VoutA and $\mathrm{V}_{\text {out }} \mathrm{B}$, and $\mathrm{V}_{\text {out }} \mathrm{C}$ and VoutD, respectively. |
| 21,28 | $\begin{aligned} & \text { DAC OUTV+ AB, } \\ & \text { DAC OUTV+ CD } \end{aligned}$ | Analog Supply. Analog supply pins for the DAC output amplifiers on $V_{\text {out }} A$ and $V_{\text {out }} B$, and $V_{\text {out }} C$ and VoutD, respectively. The operating range is 4.5 V to 16.5 V . |
| 35 | ALERT/BUSY | Digital Output. Selectable as an alert or busy output function in the configuration register. This is an open-drain output. An external pull-up resistor is required. <br> When configured as an alert, this pin acts as an out-of-range indicator and becomes active when the conversion result violates the DATAніGн or DATALow register values. See the Alert Status Registers section. When configured as a busy output, this pin becomes active when a conversion is in progress. |
| 38,37, 36 | AS0, AS1, AS2 | Digital Logic Inputs. Together, the logic state of these inputs selects a unique ${ }^{2} \mathrm{C}$ address for the AD7294-2. See Table 34 for more information. |
| 39 | SDA | Digital Input/Output. Serial bus bidirectional data; external pull-up resistor required. |
| 40 | SCL | Serial $I^{2} \mathrm{C}$ Bus Clock. The data transfer rate in $I^{2} \mathrm{C}$ mode is compatible with both 100 kHz and 400 kHz operating modes. Open-drain input; external pull-up resistor required. |
| 41 | OPGND | Dedicated Ground Pin for $1^{12} \mathrm{C}$ Interface. |
| 42 | $V_{\text {drive }}$ | Logic Power Supply. The voltage supplied at this pin determines at what voltage the interface operates. Decouple this pin to DGND. The voltage range on this pin is 2.7 V to 5.5 V ; it may be different from the voltage level at $A V_{D D}$ but should never exceed it by more than 0.3 V . To set the input and output thresholds, connect this pin to the supply to which the $I^{2} \mathrm{C}$ bus is pulled. |
| 43, 47, 48 | DGND | Digital Ground. This pin is the ground for all digital circuitry. |
| 44 | $\overline{\text { RESET }}$ | Reset. Taking $\overline{\text { RESET }}$ low performs a reset of the ${ }^{2} \mathrm{C}$ interface logic. The logic input threshold of the pin is set by $\mathrm{V}_{\text {DRIV }}$ (Pin 42). To maintain pin compatibility with the AD7294, this pin can tolerate being connected to voltages of up to 5.5 V . |
| 46,45 | Isense1 OVERRANGE, Isense2 OVERRANGE | Fault Comparator Outputs. These pins connect to the high-side current sense amplifiers. |
| $\begin{aligned} & 49,50, \\ & 51,52 \end{aligned}$ | $\mathrm{V}_{1 \times} 3$ to $\mathrm{V}_{\text {IN }} 0$ | Uncommitted ADC Analog Inputs. These pins are programmable as four single-ended channels or two true differential analog input channel pairs. See Table 2 and Table 10 for more information. |
| 53 | REFout/REFIn ADC | ADC Reference Output/Input Pin. The REFout/REFIN ADC pin provides the reference source for the ADC. On power-up, the default configuration of this pin is as an external reference (REFin). Enable the internal reference by writing to the power-down register (see Table 27). Connect decoupling capacitors ( 220 nF recommended) to this pin to decouple the reference buffer. If the output is buffered, the on-chip reference can be taken from this pin and applied externally to the rest of a system. A maximum external reference voltage of 2.5 V can be supplied to the REFout portion of this pin. |
| 54 | DCAP | External Decoupling Capacitor Input for Internal Temperature Sensor. Decouple this pin to AGND using a $0.1 \mu \mathrm{~F}$ capacitor. In normal operation, the voltage is typically 1.25 V . |
| 62,63 | $\mathrm{V}_{\mathrm{PP}} 1, \mathrm{~V}_{\text {PP }}$ 2 | Current Sensor Supply Pins. Power supply pins for the high-side current sense amplifiers. The operating range is from $A V_{D D}$ to 59.4 V . Decouple these supplies to $A G N D$. Refer to the Current Sense Filtering section for more information about using these pins. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Signal-to-Noise Ratio, Single-Ended Input, $V_{\text {REF }}$ Range


Figure 6. Signal-to-Noise Ratio, Single-Ended Input, $2 \times V_{\text {REF }}$ Range


Figure 7. Signal-to-Noise Ratio, Differential Input, $V_{\text {REF }}$ Range


Figure 8. Signal-to-Noise Ratio, Differential Input, $2 \times V_{\text {REF }}$ Range


Figure 9. ADC INL, Single-Ended Input, VREF Range


Figure 10. ADC DNL, Single-Ended Input, $V_{\text {REF }}$ Range


Figure 11. ADC INL, Single-Ended Input, $2 \times V_{\text {REF }}$ Range


Figure 12. $A D C D N L$, Single-Ended Input, $2 \times V_{\text {REF }}$ Range


Figure 13. ADC INL, Differential Input, $V_{\text {REF }}$ Range


Figure 14. ADC INL, Differential Input, $V_{\text {REF }}$ Range


Figure 15. ADC DNL, Differential Input, $2 \times V_{\text {REF }}$ Range


Figure 16. $A D C$ DNL, Differential Input, $2 \times V_{\text {REF }}$ Range


Figure 17. ADC INL vs. Reference Voltage


Figure 18. ADC DNL vs. Reference Voltage


Figure 19. DAC INL


Figure 20. DAC DNL


Figure 21. 0.1 Hz to 10 Hz DAC Output Noise, Input Code $=0 \times 800$


Figure 22. Settling Time for a $1 / 4$ to $3 / 4$ Output Voltage Step


Figure 23. Zoomed-In Settling Time for a $1 / 4$ to $3 / 4$ Output Voltage Step


Figure 24. DAC Sinking Current at Input Code $=0 \times 000,\left(V_{\text {out }}=0 \mathrm{~V}\right)$


Figure 25. DAC Sourcing Current at Input Code $=0 \times F F F$, $\left(V_{\text {out }}=A V_{D D}\right)$


Figure 26. DAC Output Voltage vs. Load Current, Input Code $=0 \times 800$


Figure 27. Response of Temperature Sensor to a Step Function


Figure 28. Temperature Error vs. Capacitance from $D x(+)$ to $D x(-)$


Figure 29. Temperature Error vs. Series Resistance


Figure 30. Frequency Response of the High-Side Current Sensor


Figure 31. ISENSE Power Supply Rejection Ratio (PSRR) vs. Supply Ripple Frequency Without VPP Supply Decoupling Capacitors for a 500 mV Ripple

## TERMINOLOGY

## DAC TERMINOLOGY

## Relative Accuracy

A measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function.

## Differential Nonlinearity (DNL)

The difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design.

## Zero Code Error

A measure of the output error when zero code ( $0 \times 0000$ ) is loaded to the DAC register. Ideally, the output should be 0 V . The zero code error is always positive in the AD7294-2 because the output of the DAC cannot go below 0 V . Zero code error is expressed in mV .

## Full-Scale Error

A measure of the output error when full-scale code ( 0 xFFFF ) is loaded to the DAC register. Ideally, the output should be $\mathrm{V}_{\mathrm{DD}}$ 1 LSB. Full-scale error is expressed in mV .

## Gain Error

A measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal, expressed as a percent of the full-scale range (\% FSR).

## Gain Error Drift

A measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range) $/{ }^{\circ} \mathrm{C}$.

## ADC TERMINOLOGY

## Signal-to-Noise-and-Distortion Ratio (SINAD)

The measured ratio of signal-to-noise and distortion at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $\mathrm{f}_{\mathrm{s}} / 2$ ), excluding dc . The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization
noise. The theoretical signal-to-noise-and-distortion ratio for an ideal N -bit converter with a sine wave input is given by

$$
\text { Signal-to-Noise-and-Distortion }=(6.02 N+1.76) \mathrm{dB}
$$

Thus, the SINAD is 74 dB for an ideal 12-bit converter.

## Total Harmonic Distortion (THD)

The ratio of the rms sum of harmonics to the fundamental. For the AD7294-2, THD is defined as

$$
T H D(\mathrm{~dB})=20 \log \frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}+V_{6}^{2}}}{V_{1}}
$$

where $V_{1}$ is the rms amplitude of the fundamental and $V_{2}, V_{3}$, $V_{4}, V_{5}$, and $V_{6}$ are the rms amplitudes of the second through sixth harmonics.

## Integral Nonlinearity (INL)

The maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints are zero scale, a point 1 LSB below the first code transition, and full scale, a point 1 LSB above the last code transition.

## Differential Nonlinearity (DNL)

The difference between the measured change and the ideal 1 LSB change between any two adjacent codes in the ADC.

## Offset Error

The deviation of the first code transition $(00 \ldots 000)$ to
( $00 \ldots 001$ ) from the ideal-that is, AGND +1 LSB.

## Offset Error Match

The difference in offset error between any two channels.

## Gain Error

The deviation of the last code transition ( $111 \ldots 110$ to
$111 \ldots 111$ ) from the ideal (that is, $\mathrm{REF}_{\text {IN }}-1$ LSB) after the offset error has been adjusted out.

Gain Error Match
The difference in gain error between any two channels.

## THEORY OF OPERATION

## ADC OVERVIEW

The AD7294-2 provides the user with a 9-channel multiplexer, an on-chip track-and-hold, and a successive approximation ADC based on four capacitive DACs. The analog input range for the part can be selected as a 0 V to $\mathrm{V}_{\text {ref }}$ input or a $2 \times \mathrm{V}_{\text {ref }}$ input, configured with either single-ended or differential analog inputs. An on-chip 2.5 V reference can be disabled when an external reference is preferred. If the internal ADC reference is to be used elsewhere in a system, the output must first be buffered.
The various monitored and uncommitted input signals are multiplexed into the ADC. The AD7294-2 has four uncommitted analog input channels, $\mathrm{V}_{\text {IN }} 0$ to $\mathrm{V}_{\text {IN }} 3$. These four channels allow singleended, differential, and pseudo differential mode measurements of various system signals.

## ADC TRANSFER FUNCTIONS

The designed code transitions occur at successive integer LSB values (1 LSB, 2 LSB, and so on). In single-ended mode, the LSB size is $\mathrm{V}_{\text {REF }} / 4096$ when the 0 V to $\mathrm{V}_{\text {REF }}$ range is used, and $2 \times \mathrm{V}_{\text {ReF }} / 4096$ when the 0 V to $2 \times \mathrm{V}_{\text {ReF }}$ range is used. The ideal transfer characteristic for the ADC, when outputting straight binary coding, is shown in Figure 32.


NOTE

1. $V_{\text {REF }}$ IS EITHER $V_{\text {REF }}$ OR $2 \times \mathrm{V}_{\text {REF }}$.
Figure 32. Single-Ended Transfer Characteristics

In differential mode, the LSB size is $2 \times \mathrm{V}_{\text {REF }} / 4096$ when the 0 V to $\mathrm{V}_{\text {ReF }}$ range is used, and $4 \times \mathrm{V}_{\text {REF }} / 4096$ when the 0 V to $2 \times \mathrm{V}_{\text {ref }}$ range is used. The ideal transfer characteristic for the ADC, when outputting twos complement coding, is shown in Figure 33 (with the $2 \times V_{\text {Ref }}$ range).


Figure 33. Differential Transfer Characteristics with $V_{\text {REF }} \pm V_{\text {REF }}$ Input Range
For $\mathrm{V}_{\text {IN }} 0$ to $\mathrm{V}_{\text {IN }} 3$ in single-ended mode, the output code is straight binary, where
$\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, Dout $=\mathrm{x} 000, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {ReF }}-1 \mathrm{LSB}$, and $\mathrm{D}_{\text {out }}=0 \mathrm{xFFF}$
In differential mode, the code is twos complement, where
$\mathrm{V}_{\text {IN }+}-\mathrm{V}_{\text {IN }-}=0 \mathrm{~V}$, and $\mathrm{D}_{\text {out }}=0 \mathrm{x} 00$
$\mathrm{V}_{\text {IN }+}-\mathrm{V}_{\text {IN }-}=\mathrm{V}_{\text {Ref }}-1 \mathrm{LSB}$, and $\mathrm{D}_{\text {out }}=00 \mathrm{x} 7 \mathrm{FF}$
$\mathrm{V}_{\text {IN }+}-\mathrm{V}_{\text {IN- }}=-\mathrm{V}_{\text {Ref, }}$, and $\mathrm{D}_{\text {out }}=0 \mathrm{x} 800$
Channel 5 and Channel 6 (current sensor inputs) are twos complement, where
$\mathrm{V}_{\mathrm{IN}+}-\mathrm{V}_{\mathrm{IN}-}=0 \mathrm{mV}$, and $\mathrm{D}_{\text {out }}=0 \mathrm{x} 000$
$\mathrm{V}_{\text {IN }+}-\mathrm{V}_{\text {IN- }}=\mathrm{V}_{\mathrm{REF}} / 12.5-1 \mathrm{LSB}$, and $\mathrm{D}_{\text {out }}=0 \mathrm{x} 7 \mathrm{FF}$
$\mathrm{V}_{\text {IN }+}-\mathrm{V}_{\text {IN }-}=-\mathrm{V}_{\text {ReF }} / 12.5$, and $\mathrm{D}_{\text {out }}=0 \mathrm{x} 800$
Channel 7 to Channel 9 (temperature sensor inputs) are twos complement with the LSB equal to $0.25^{\circ} \mathrm{C}$, where
$\mathrm{T}_{\text {IN }}=0^{\circ} \mathrm{C}$, and $\mathrm{D}_{\text {out }}=0 \mathrm{x} 000$
$\mathrm{T}_{\text {IN }}=+255.75^{\circ} \mathrm{C}$, and $\mathrm{D}_{\text {out }}=0 \mathrm{x} 7 \mathrm{FF}$
$\mathrm{T}_{\text {IN }}=-256^{\circ} \mathrm{C}$, and Dout $=0 \times 800$

## ANALOG INPUTS

The AD7294-2 has four analog inputs, $\mathrm{V}_{\text {IN }} 3$ to $\mathrm{V}_{\text {IN }} 0$. Depending on the configuration register setup, they can be configured as two single-ended inputs, two pseudo differential channels, or two fully differential channels (see the Register Settings section).

## Single-Ended Mode

The AD7294-2 can have four single-ended analog input channels. In applications where the signal source has high impedance, it is recommended that the analog input be buffered before it is applied to the ADC. The analog input range can be programmed to either of the following modes: 0 V to $\mathrm{V}_{\text {ref }}$ or 0 V to $2 \times \mathrm{V}_{\text {ref. }}$. In $2 \times \mathrm{V}_{\text {ref }}$ mode, the input is effectively divided by 2 before the conversion takes place. Note that the voltage, with respect to GND on the ADC analog input pins, cannot exceed $A V_{\mathrm{DD}}$.
If the analog input signal to be sampled is bipolar, the internal reference of the ADC can be used to externally bias up this signal so that it is correctly formatted for the ADC. Figure 34 shows a typical connection diagram when operating the ADC in single-ended mode.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 34. Single-Ended Mode Connection Diagram

## Differential Mode

The AD7294-2 can have two differential analog input pairs. Differential signals have some benefits over single-ended signals, including noise immunity based on the commonmode rejection of the device and improvements in distortion performance. Figure 35 defines the fully differential analog input of the AD7294-2.

${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 35. Differential Input Definition
The amplitude of the differential signal is the difference between the signals applied to $\mathrm{V}_{\text {IN }+}$ and $\mathrm{V}_{\text {IN- }}$ in each differential pair ( $\mathrm{V}_{\mathrm{IN}+}-\mathrm{V}_{\mathrm{IN}-}$ ). The resulting converted data is stored in twos complement format in the result register.

Simultaneously drive $\mathrm{V}_{\text {IN }} 0$ and $\mathrm{V}_{\text {IN }} 1$ by two signals, each of amplitude $\mathrm{V}_{\text {ref }}$ ( or $2 \times \mathrm{V}_{\text {ref }}$, depending on the range chosen), that are $180^{\circ}$ out of phase.
Assuming that the 0 V to $\mathrm{V}_{\text {ReF }}$ range is selected, the amplitude of the differential signal is, therefore, $-\mathrm{V}_{\text {ref }}$ to $+\mathrm{V}_{\text {ref }}$ peak-topeak ( $2 \times \mathrm{V}_{\text {Ref }}$ ), regardless of the common-mode voltage ( $\mathrm{V}_{\mathrm{CM}}$ ).
The common-mode voltage is the average of the two signals.

$$
\left(V_{I N_{+}+}+V_{I N-}\right) / 2
$$

The common-mode voltage is, therefore, the voltage on which the two inputs are centered.
The result is that the span of each input is $\mathrm{V}_{\mathrm{CM}} \pm \mathrm{V}_{\text {REF }} / 2$. This common-mode voltage must be set up externally, and its range varies with the reference value, $\mathrm{V}_{\text {ReF. }}$. As the value of $\mathrm{V}_{\text {REF }}$ increases, the common-mode range decreases. When driving the inputs with an amplifier, the actual common-mode range is determined by the output voltage swing of the amplifier.

The common-mode voltage must be within this common-mode range to guarantee the functionality of the AD7294-2.
When a conversion takes place, the common-mode voltage is rejected, resulting in a virtually noise-free signal of amplitude $-\mathrm{V}_{\text {ref }}$ to $+\mathrm{V}_{\text {ref, }}$, corresponding to the digital output codes of -2048 to +2047 in twos complement format.
If the $2 \times V_{\text {REF }}$ range is used, the input signal amplitude extends from $-2 \times \mathrm{V}_{\text {REF }}\left(\mathrm{V}_{\text {IN }+}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }-}=\mathrm{V}_{\text {REF }}\right)$ to $+2 \times \mathrm{V}_{\text {REF }}\left(\mathrm{V}_{\text {IN }-}=0 \mathrm{~V}\right.$, $\left.\mathrm{V}_{\mathrm{IN}+}=\mathrm{V}_{\mathrm{REF}}\right)$.

## Driving Differential Inputs

The differential modes that are available on $\mathrm{V}_{\text {IN }} 0$ to $\mathrm{V}_{\text {IN }} 3$ (see Table 10) require that $\mathrm{V}_{\text {IN }+}$ and $\mathrm{V}_{\text {IN- }}$ be driven simultaneously with two equal signals that are $180^{\circ}$ out of phase. The commonmode voltage on which the analog input is centered must be set up externally. The common-mode range is determined by $\mathrm{V}_{\mathrm{REF}}$, the power supply, and the particular amplifier used to drive the analog inputs. Differential modes of operation with either an ac or dc input provide the best THD performance over a wide frequency range. Because not all applications have a signal that is preconditioned for differential operation, there is often a need to perform a single-ended-to-differential conversion.

## Using an Op Amp Pair

An op amp pair can be used to directly couple a differential signal to one of the analog input pairs of the AD7294-2. The circuit configuration that is illustrated in Figure 38 shows how a dual op amp can be used to convert a single-ended bipolar signal into a differential unipolar input signal.
The voltage applied to Point A sets up the common-mode voltage. As shown in Figure 38, Point A connects to the reference, but any value in the common-mode range can be the input at Point A to set up the common-mode voltage. The AD8022 is a suitable dual op amp that can be used in this configuration to provide differential drive to the AD7294-2.

Care is required when choosing the op amp because the selection depends on the required power supply and system performance objectives. The driver circuit in Figure 38 is optimized for dc coupling applications that require best distortion performance. The differential op amp driver circuit shown in Figure 38 is configured to convert and level shift a single-ended, ground referenced (bipolar) signal to a differential signal that is centered at the $\mathrm{V}_{\text {Ref }}$ level of the ADC.

## Pseudo Differential Mode

The four uncommitted analog input channels can be configured as two pseudo differential pairs. Two uncommitted inputs, $\mathrm{V}_{\text {IN }} 0$ and $\mathrm{V}_{\text {IN }} 1$, are a pseudo differential pair, as are $\mathrm{V}_{\text {IN }} 2$ and $\mathrm{V}_{\text {IN }} 3$. In this mode, $\mathrm{V}_{\mathrm{IN}+}$ is connected to the signal source, which can have a maximum amplitude of $V_{\text {ref }}$ (or $2 \times V_{\text {ref }}$, depending on the range that is chosen) to make use of the full dynamic range of the part. A dc input is applied to $\mathrm{V}_{\text {IN-. }}$. The voltage applied to this input provides an offset from ground or a pseudo ground for the $\mathrm{V}_{\text {IN }+}$ input. The channel specified as $\mathrm{V}_{\text {IN }+}$ is determined by the ADC channel allocation. The differential mode must be selected to operate in the pseudo differential mode. The resulting converted pseudo differential data is stored in twos complement format in the result register.

For $\mathrm{V}_{\mathrm{IN}} 0$, the governing equation for the pseudo differential mode is

$$
V_{\text {OUT }}=2\left(V_{I N_{+}}-V_{I N-}\right)-V_{\text {REF_ADC }}
$$

where $V_{I N+}$ is the single-ended signal and $V_{I N-}$ is a dc voltage.
The benefit of pseudo differential inputs is that they separate the analog input signal ground from the ADC ground, allowing dc common-mode voltages to be cancelled.
Figure 36 shows the typical voltage range for $\mathrm{V}_{\text {IN- }}$ while in pseudo differential mode, and Figure 37 shows a connection diagram for pseudo differential mode.


Figure 36. VIN- Input Range vs. VREF in Pseudo Differential Mode


1adDITIONAL PINS OMITTED FOR CLARITY.
Figure 37. Pseudo Differential Mode Connection Diagram

## CURRENT SENSOR

Two bidirectional high-side current sense amplifiers are provided that can accurately amplify differential current shunt voltages in the presence of high common-mode voltages from $A V_{\text {DD }}$ up to 59.4 V . Each amplifier can accept a $\pm 200 \mathrm{mV}$ differential input. Both current sense amplifiers have a fixed gain of 12.5 and use an internal 2.5 V reference.
An analog comparator is also provided with each amplifier for fault detection. The threshold is defined as

## $1.2 \times$ Full-Scale Voltage Range


${ }^{1}$ ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 38. Dual Op Amp Circuit to Convert a Single-Ended Bipolar Signal into a Differential Unipolar Signal Rev. 0 | Page 20 of 44

When this limit is reached, the output is latched onto a dedicated pin. This output remains high until the latch is cleared by writing to the appropriate register.


Figure 39. High-Side Current Sense
The AD7294-2 current sense comprises two main blocks: a differential and an instrumentation amplifier. A load current flowing through the external shunt resistor produces a voltage at the input terminals of the AD7294-2. Resistors R1 and R2 connect the input terminals to the differential amplifier (A1). A1 nulls the voltage that appears across its own input terminals by adjusting the current through R1 and R2 with Transistors Q1 and Q2. Common-mode feedback maintains the sum of these currents at approximately $50 \mu \mathrm{~A}$. When the input signal to the AD7294-2 is zero, the currents in R1 and R2 are equal. When the differential signal is nonzero, the current increases through one of the resistors and decreases in the other. The current difference is proportional to the size and polarity of the input signal.
The differential currents through Q1 and Q2 are converted into a differential voltage by R3 and R4. A2 is configured as an instrumentation amplifier, buffering this voltage and providing additional gain. Therefore, for an input voltage of $\pm 200 \mathrm{mV}$ at the pins, an output span of $\pm 2.5 \mathrm{~V}$ is generated.
The current sensors on the AD7294-2 are designed to remove any flicker noise and offset that are present in the sensed signal. This is achieved by using a chopping technique that is transparent to the user. The $\mathrm{V}_{\text {SENSE }}$ signal is first converted by the AD7294-2, the analog inputs to the amplifiers are then swapped, and the differential voltage is once again converted by the AD7294-2.

The two conversion results enable the digital removal of any offset or noise. Switches on the amplifier inputs enable this chopping technique to be implemented. The process typically requires $6 \mu \mathrm{~s}$, in total, to return a final result.

## Choosing Rense $^{\text {SEN }}$

The resistor values used in conjunction with the current sense amplifiers are determined by the specific application requirements in terms of voltage, current, and power. Small resistors minimize power dissipation, have low inductance to prevent any induced voltage spikes, and provide good tolerance, which reduces current variations. The final values chosen are a compromise between low power dissipation and good accuracy. Low value resistors have less power dissipated in them, but higher value resistors may
be required to use the full input range of the ADC , thus achieving maximum SNR performance.
When the sense current is known, the voltage range of the AD7294-2 current sensor ( 200 mV ) is divided by the maximum sense current to yield a suitable shunt value. If the power dissipation in the shunt resistor is too large, the size of the shunt resistor can be reduced; in this case, less of the ADC input range is used. Using less of the ADC input range produces conversion results that are more susceptible to noise and offset errors because offset errors are fixed and are, thus, more significant when smaller input ranges are used.
$\mathrm{R}_{\text {SENSE }}$ must be able to dissipate the $\mathrm{I}^{2} \mathrm{R}$ losses. If the power dissipation rating of the resistor is exceeded, its value may drift or the resistor may be damaged, resulting in an open circuit. This open circuit can cause a differential voltage across the terminals of the AD7294-2 in excess of the absolute maximum ratings. Additional protection is afforded to the current sensors on the AD7294-2 by the recommended current limiting resistors, RF1 and RF2, as shown in Figure 40. The AD7294-2 can handle a maximum continuous current of 30 mA ; thus, an RF2 of $1 \mathrm{k} \Omega$ provides adequate protection for the AD7294-2.
If $I_{\text {sense }}$ has a large high frequency component, take care to choose a resistor with low inductance. Low inductance metal film resistors are best suited for these applications.

## Current Sense Filtering

In some applications, it may be desirable to use external filtering to reduce the input bandwidth of the amplifier (see Figure 40). The -3 dB differential bandwidth of this filter is equal to

$$
B W_{D M}=1 /(4 \times \pi \times R C)
$$

Note that the maximum series resistance on the RS(+) and RS(-) inputs (see Figure 39) is limited to a maximum of $1 \mathrm{k} \Omega$ due to back-to-back ESD protection diodes from RS(+) and RS(-) to $\mathrm{V}_{\text {PPX. Also, note }}$ that if RF1 and RF2 are in series with R1 and R2 (see Figure 39), the gain of the amplifier is affected. Any mismatch between RF1 and RF2 can introduce an offset error.


Figure 40. Current Sense Filtering (RSx Can Be Either RS1 or RS2)
For certain RF applications, the optimum value for RF1 and RF2 is $1 \mathrm{k} \Omega$, whereas CF can range from $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$. There is an additional decoupling capacitor for the $V_{\mathrm{PPX}}$ supply. Its value is application dependent, but for initial evaluation, values in the range of 1 nF to 100 nF are recommended.

## Kelvin Sense Resistor Connection

When using a low value sense resistor for high current measurement, the problem of parasitic series resistance can arise. The lead resistance can be a substantial fraction of the rated resistance, making the total resistance a function of lead length. Avoid this problem by using a Kelvin sense connection. This type of connection separates the current path through the resistor and the voltage drop across the resistor. Figure 41 shows the correct way to connect the sense resistor between the RS(+) and RS(-) pins of the AD7294-2.


Figure 41. Kelvin Sense Connections (RSx Can Be Either RS1 or RS2)

## ANALOG COMPARATOR LOOP

The AD7294-2 contains two setpoint comparators that are used for independent analog control. This circuitry enables users to quickly detect if the sensed voltage across the shunt resistor has increased above the preset $\left(\mathrm{V}_{\text {REF }} \times 1.2\right) / 12.5$. If this increase occurs, the $I_{\text {SENSEX }}$ OVERRANGE pin is set to a high logic level, enabling appropriate action to be taken to prevent any damage to the external circuitry.

The setpoint threshold level is fixed internally in the AD7294-2, and the current sense amplifier saturates above this level. The comparator is also triggered if a voltage of less than $A V_{D D}$ is applied to the Rsense resistor or the $\mathrm{V}_{\text {ppx }}$ pin.

## TEMPERATURE SENSOR

The AD7294-2 contains one local and two remote temperature sensors. The temperature sensors continuously monitor the three temperature inputs, and new readings are automatically available every 5 ms .
The on-chip, band gap temperature sensor measures the temperature of the system. Diodes are used in conjunction with the two remote temperature sensors to monitor the temperature of other critical board components.

The temperature sensor module on the AD7294-2 is based on the three-current principle (see Figure 42), where three currents are passed through a diode and the forward voltage drop is measured at each diode, allowing the temperature to be calculated free of errors caused by series resistance.


Figure 42. Internal and Remote Temperature Sensors
Each input integrates, in turn, over a period of several hundred microseconds ( $\mu \mathrm{s}$ ). This integration takes place continuously in the background, leaving the user free to perform conversions on the other channels. When the integration is complete, a signal passes to the control logic to initiate a conversion automatically. If the ADC is in command mode, the temperature conversion is performed as soon as the next conversion is completed. In autocycle mode, the conversion is inserted into an appropriate place in the current sequence (see the Register Settings section for further details. If the ADC is idle, the conversion takes place immediately.
Three registers store the result of the last conversion on each temperature channel; these can be read at any time. In addition, in command mode, one or both of the two external channel registers can be read out as part of the output sequence.

## Remote Sensing Diode

The AD7294-2 is designed to work with discrete transistors, 2N3904 and 2N3906. If an alternative transistor is used, the AD7294-2 operates as specified, provided that the conditions explained in the following sections are adhered to.

## Ideality Factor

The ideality factor of the transistor, $n_{\mathfrak{f}}$, is a measure of the deviation of the thermal diode from ideal behavior. The AD7294-2 is trimmed for an $n_{f}$ value of 1.008 . Use the following equation to calculate the error introduced at a Temperature $\mathrm{T}\left({ }^{\circ} \mathrm{C}\right)$ when using a transistor whose $\mathrm{n}_{\mathrm{f}}$ does not equal 1.008:

$$
\Delta T=\left(n_{f}-1.008\right) \times(273.15 \mathrm{~K}+T)
$$

To factor in this error, the user can write the $\Delta \mathrm{T}$ value to the offset register. The AD7294-2 automatically adds it to, or subtracts it from, the temperature measurement.

## Base Emitter Voltage

The AD7294-2 operates as specified if the base emitter voltage is greater than 0.25 V at $8 \mu \mathrm{~A}$ at the highest operating temperature, and less than 0.95 V at $128 \mu \mathrm{~A}$ for the lowest operating temperature.

## $\mathbf{h}_{\mathrm{FE}}$ Variation

Use a transistor with little variation in $\mathrm{h}_{\mathrm{FE}}$ ( $\sim 50$ to 150 ). Little variation in $\mathrm{h}_{\mathrm{FE}}$ indicates tight control of the $\mathrm{V}_{\mathrm{BE}}$ characteristics.

For RF applications, the use of high Q capacitors, functioning as a filter, protects the integrity of the measurement. Connect these capacitors, such as Johanson Technology 10 pF , high Q capacitors, Reference Code 500R07S100JV4T, between the base and the emitter, as close to the external device as possible. However, large capacitances affect the accuracy of the temperature measurement; thus, the recommended maximum capacitor value is 100 pF . In most cases, a capacitor is not required; the selection of any capacitor is dependent on the noise frequency level.


Figure 43. Measuring Temperature Using an NPN Transistor


Figure 44. Measuring Temperature Using a PNP Transistor

## Series Resistance Cancellation

The AD7294-2 is designed to automatically cancel out the effect of parasitic, base, and collector resistance on the temperature reading. This feature provides a more accurate result, without the need for any user characterization of the parasitic resistance. The AD7294-2 can compensate for up to $10 \mathrm{k} \Omega$ in a process that is transparent to the user.

## DAC OPERATION

The AD7294-2 contains four 12-bit DACs that provide digital control with 12 bits of resolution and a 2.5 V internal reference. The DAC core is a thin film 12 -bit string DAC with a 5 V output span and an output buffer that can drive the high voltage output stage. The DAC has a span of 0 V to 5 V with a 2.5 V reference input. The output range of the DAC, which is controlled by the offset input, can be positioned from 0 V to 15 V .

## Resistor String

The resistor string structure is shown in Figure 45. It consists of a string of $2^{\mathrm{n}}$ resistors, each of Value R. The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string
to the amplifier. This architecture is inherently monotonic, voltage out, and low glitch. It is also linear because all of the resistors are of equal value.


Figure 45. Resistor String Structure

## Output Amplifiers

The purpose of Op Amp A1 is to buffer the DAC output range from 0 V to $\mathrm{V}_{\text {ref. }}$. A second amplifier, Op Amp A2, is configured such that when an offset is applied to OFFSET IN $x$, its output voltage is $3 \times$ the offset voltage minus $2 \times$ the DAC voltage.

$$
V_{O U T}=3 \times V_{\text {OFFSET }}-2 \times V_{D A C}
$$

The DAC word is digitally inverted on chip such that

$$
\begin{aligned}
& V_{O U T}=3 \times V_{O F F S E T}+2 \times\left(V_{D A C}-V_{R E F}\right) \\
& \text { and } V_{D A C}=\left[V_{R E F} \times\left(\frac{D}{2^{n}}\right)\right]
\end{aligned}
$$

where:
$V_{D A C}$ is the output of the DAC before digital inversion.
$D$ is the decimal equivalent of the binary code that is loaded to the DAC register.
$n$ is the bit resolution of the DAC.
An example of the offset function is given in Table 8.
Table 8. Offset Voltage Function Example

| Offset <br> Voltage (V) | $\mathbf{V}_{\text {out }}$ with $\mathbf{0 x 0 0 0}$ (V) | V out with 0xFFF (LSB)1.67 0 $5 \mathrm{~V}-1$ <br> 3.33 5 $10 \mathrm{~V}-1$ <br> 5.00 10 $15 \mathrm{~V}-1$ l |
| :--- | :--- | :--- |

The user has the option of leaving the offset pin open, in which case the voltage on the noninverting input of Op Amp A2 is set by the resistor divider, giving

$$
V_{O U T}=2 \times V_{D A C}
$$

This configuration generates the 5 V output span from a 2.5 V reference. Digitally inverting the DAC allows the circuit to operate as a generic DAC when no offset is applied. If the offset pin is not driven, it is best practice to place a 100 nF capacitor between the pin and ground to improve both the settling time and the noise performance of the DAC.
Note that a significant amount of power can be dissipated in the DAC outputs.

## ADC AND DAC REFERENCE

The AD7294-2 has two independent, internal, high performance 2.5 V references, one for the ADC and the other for the four on-chip DACs. If the application requires an external reference, it can be applied to the REFout/REF IN DAC pin and/or to the REFout/REF ${ }_{\text {IN }}$ ADC pin. Buffer the internal reference before it is used by external circuitry. Decouple both the REFout $/ \mathrm{REF}_{\text {IN }}$ DAC pin and the $\mathrm{REF}_{\text {out }} / \mathrm{REF}_{\text {IN }}$ ADC pin to AGND, using a 220 nF capacitor. On power-up, the AD7294-2 is configured for use with an external reference. To enable the internal references, write a zero to both the D4 and D5 bits in the power-down register (see the Register Settings section). Both the ADC and DAC references require a minimum of $60 \mu \mathrm{~s}$ to power up and settle to 12-bit performance when a 220 nF decoupling capacitor is used.
The AD7294-2 can also operate with an external reference. Suitable reference sources for the AD7294-2 include the AD780,

AD1582, ADR431, REF193, and ADR391. In addition, choosing a reference with an output trim adjustment, such as the ADR441, allows a system designer to trim system errors by setting a reference voltage to a voltage other than the nominal.
Long-term drift is a measure of how much the reference drifts over time. A reference with a low long-term drift specification ensures that the overall solution remains stable during its entire lifetime. If an external reference is used, select a low temperature coefficient specification to reduce the temperature dependence of the system output voltage on ambient conditions.

## V ${ }_{\text {drive }}$ FEATURE

The AD7294-2 also has a $V_{\text {DRIVE }}$ feature to control the voltage at which the $\mathrm{I}^{2} \mathrm{C}$ interface operates. The $\mathrm{V}_{\text {drive }}$ pin is connected to the supply to which the $\mathrm{I}^{2} \mathrm{C}$ bus is pulled. This pin sets the input and output threshold levels for the digital logic pins and the $I_{\text {Sensex }}$ OVERRANGE pins. The $V_{\text {drive }}$ feature allows the AD7294-2 to easily interface to both 3 V and 5 V processors.
For example, if the AD7294-2 is operated with a $V_{D D}$ of 5 V , the $V_{\text {DRIVE }}$ pin can be powered from a 3 V supply, allowing a large dynamic range with low voltage digital processors. Thus, the AD7294-2 can be used with the $2 \times \mathrm{V}_{\text {REF }}$ input range with a $V_{D D}$ of 5 V , yet it remains capable of interfacing to 3 V digital parts. Decouple the $V_{\text {DRIVE }}$ pin to DGND with a 100 nF capacitor and a $1 \mu \mathrm{~F}$ capacitor.

## REGISTER SETTINGS

The AD7294-2 contains internal registers (see Figure 46) that store conversion results, high and low conversion limits, and information to configure and control the device.


Each data register has an address to which the address pointer register points when communicating with it. The command register is the only register that is a write only register; the remainder of the addresses have both read and write access.

## ADDRESS POINTER REGISTER

The address pointer register is an 8-bit register in which the six LSBs are used as pointer bits to store an address that points to one of the AD7294-2 data registers (see Table 9).
Table 9. Register Addresses

| Address | Register Name | Access |
| :---: | :---: | :---: |
| 0x00 | Command register | W |
| $0 \times 01$ | ADC result register | R |
|  | $\mathrm{DAC}_{\mathrm{A}}$ value | W |
| $0 \times 02$ | Tsense1 result | R |
|  | $\mathrm{DAC}_{\mathrm{B}}$ value | W |
| $0 \times 03$ | Tsense2 result | R |
|  | DACc value | W |
| 0x04 | $\mathrm{T}_{\text {Sensel }}$ INT result | R |
|  | $D A C_{D}$ value | W |
| 0x05 | Alert Status Register A | R/W |
| $0 \times 06$ | Alert Status Register B | R/W |
| $0 \times 07$ | Alert Status Register C | R/W |
| $0 \times 08$ | Channel sequence register | R/W |
| $0 \times 09$ | Configuration register | R/W |
| $0 \times 0 \mathrm{~A}$ | Power-down register | R/W |
| $0 \times 0 \mathrm{~B}$ | DATAlow Register Vin 0 | R/W |
| 0x0C | DATA $_{\text {High }}$ Register $\mathrm{V}_{\text {IN }}$ O | R/W |
| 0x0D | Hysteresis Register $\mathrm{V}_{\mathbb{N}} \mathrm{O}$ | R/W |
| OxOE | DATALow Register $\mathrm{V}_{1 \times 1} 1$ | R/W |
| 0x0F |  | R/W |
| $0 \times 10$ | Hysteresis Register $\mathrm{V}_{\mathbb{1} 1} 1$ | R/W |
| $0 \times 11$ | DATAlow Register V ${ }_{1 N}$ 2 | R/W |
| $0 \times 12$ | DATA HIGH $^{\text {Register } \mathrm{V}_{\text {IN }} 2}$ | R/W |
| $0 \times 13$ | Hysteresis Register $\mathrm{V}_{\mathbb{N} 2}$ | R/W |
| $0 \times 14$ | DATAlow Register Vin3 | R/W |
| $0 \times 15$ | DATA нוя $^{\text {Register } \mathrm{V}_{\text {IN }} 3}$ | R/W |
| $0 \times 16$ | Hysteresis Register $\mathrm{V}_{\mathbb{N}} 3$ | R/W |
| $0 \times 17$ | DATA Low Register Isense 1 | R/W |
| $0 \times 18$ | DATA high $^{\text {Register }}$ Isense 1 | R/W |
| $0 \times 19$ | Hysteresis Register Isense1 | R/W |
| $0 \times 1 \mathrm{~A}$ | DATA ${ }_{\text {low }}$ Register ISEnsE 2 | R/W |
| $0 \times 1 \mathrm{~B}$ | DATAнigh Register Isense2 | R/W |
| $0 \times 1 \mathrm{C}$ | Hysteresis Register Isense2 | R/W |
| $0 \times 1 \mathrm{D}$ | DATAlow Register Tense 1 | R/W |
| $0 \times 1 \mathrm{E}$ | DATA ${ }_{\text {high }}$ Register $\mathrm{T}_{\text {SENse }} 1$ | R/W |
| $0 \times 1 \mathrm{~F}$ | Hysteresis Register Tsense 1 | R/W |
| $0 \times 20$ | DATAlow Register Tsense2 | R/W |
| $0 \times 21$ | DATA ${ }_{\text {high }}$ Register $\mathrm{T}_{\text {SEnse }}$ 2 | R/W |
| $0 \times 22$ | Hysteresis Register Tsense2 | R/W |
| $0 \times 23$ | DATA ${ }_{\text {low }}$ Register TsenselNT | R/W |
| $0 \times 24$ | DATA high $^{\text {Register } \mathrm{T}_{\text {sense }} \text { INT }}$ | R/W |
| $0 \times 25$ | Hysteresis Register Tsenselnt $^{\text {d }}$ | R/W |
| $0 \times 26$ | Tsense1 offset register | R/W |
| $0 \times 27$ | TSENsE2 offset register | R/W |
| $0 \times 40$ | Factory test mode | N/A |
| 0x41 | Factory test mode | N/A |

## COMMAND REGISTER

A write to the command register (Address 0x00) puts the part into command mode. In command mode, the part cycles through the selected channels from LSB (Bit D0) to MSB (Bit D7) on each subsequent read (see Table 11). A channel is selected for conversion if a 1 is written to the desired bit in the command register. On power-up, all bits in the command register are set to 0 . If the external $\mathrm{T}_{\text {SENSE }}$ channels are selected in the command register byte, it is not actually requesting a conversion. The result of the last automatic conversion is output as part of the sequence (see the Modes of Operation section).
If a command mode conversion is required while the autocycle mode is active, it is necessary to disable the autocycle mode before proceeding to the command mode (see the Autocycle Mode section for more details).

## ADC RESULT REGISTER

The ADC result register (Address 0 x 01 ) is a 16 -bit, read only register. The conversion results for the four uncommitted ADC inputs and the two IsENSE channels are stored in the result register for reading.

Bit D14 to Bit D12 are the channel allocation bits, each of which identifies the ADC channel that corresponds to the subsequent result (see the ADC Channel Allocation section). Bit D11 to Bit D0 contain the most recent ADC result.

Bit D15 is reserved as an ALERT_FLAG bit. Table 12 lists the contents of the first byte that is read from the AD7294-2 results register; Table 13 lists the contents of the second byte read.

## ADC Channel Allocation

The three channel address bits indicate which channel the result in the result register represents. Table 10 describes the channel ID bits (S.E. indicates single-ended, and DIFF indicates differential).

Table 10. ADC Channel Allocation

| Function | Channel ID |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{CH}_{\text {ID } 2}$ | CHID1 | CHIDO |
| $\begin{aligned} & \hline \mathrm{V}_{\mathbb{N} O} \text { (S.E.) or } \\ & \mathrm{V}_{\mathbb{N} O}-\mathrm{V}_{\mathbb{N} 1} \text { (DIFF) } \end{aligned}$ | 0 | 0 | 0 |
| $\begin{aligned} & \mathrm{V}_{\text {IN }} 1 \text { (S.E.) or } \\ & \mathrm{V}_{\text {IN }} 1-\mathrm{V}_{\text {IN } 0} 0 \text { (DIFF) } \end{aligned}$ | 0 | 0 | 1 |
| $\begin{aligned} & \mathrm{V}_{\text {IN } 2}(\mathrm{~S} . \mathrm{E} .) \text { or } \\ & \mathrm{V}_{\text {IN } 2}-\mathrm{V}_{\mathbb{N} 3} 3 \text { (DIFF) } \end{aligned}$ | 0 | 1 | 0 |
| $\begin{aligned} & V_{\mathbb{I N} 3}(S . E .) \text { or } \\ & V_{\operatorname{IN} 3}-V_{\mathbb{N} 2}(\mathrm{DIFF}) \end{aligned}$ | 0 | 1 | 1 |
| ISENsE1 | 1 | 0 | 0 |
| $\mathrm{ISENsE}^{2}$ | 1 | 0 | 1 |
| $\mathrm{T}_{\text {Sense }} 1$ | 1 | 1 | 0 |
| $\mathrm{T}_{\text {SENSE }} 2$ | 1 | 1 | 1 |

Table 11. Command Register ${ }^{1}$

| MSB |  |  |  |  |  |  | LSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Channel Name | Read out last result from Tsense2 | Read out last result from Tsense 1 | Isense2 | Isense1 | $\begin{aligned} & \hline \mathrm{V}_{\mathbb{N} 3} \text { (S.E.) } \\ & \text { or } \\ & \mathrm{V}_{\mathbb{N} 3}-\mathrm{V}_{\mathbb{N} 2} \\ & \text { (DIFF) } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathbb{N} 2}(\mathrm{~S} . \mathrm{E} .) \\ & \text { or } \\ & \mathrm{V}_{\mathbb{N} 2}-\mathrm{V}_{\mathbb{N} 3} \\ & \text { (DIFF) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathbb{N} 1} \text { (S.E.) } \\ & \text { or } \\ & \mathrm{V}_{\mathbb{N} 1}-\mathrm{V}_{\mathbb{N} 0} \\ & \text { (DIFF) } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathbb{I} 0} 0(\mathrm{~S} . \mathrm{E} .) \\ & \text { or } \\ & \mathrm{V}_{\mathrm{IN} 0}-\mathrm{V}_{\mathrm{IN} 1} \\ & \text { (DIFF) } \\ & \hline \end{aligned}$ |

${ }^{1}$ S.E. indicates single-ended, and DIFF indicates differential.
Table 12. ADC Result Register (First Read)
MSB

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | LS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ALERT_FLAG | CH $_{I D 2}$ | CHID1 | CH 1 ID0 | B11 | B10 | B9 | B8 |

Table 13. ADC Result Register (Second Read)
MSB

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |

## Data Sheet

## $\mathrm{T}_{\text {sense }} 1$ AND $\mathrm{T}_{\text {sense }} 2$ RESULT REGISTERS

The $\mathrm{T}_{\text {sense }} 1$ result register (Address 0 x 02 ) and $\mathrm{T}_{\text {sense }} 2$ result register (Address $0 \times 03$ ) are 16-bit, read only registers. The MSB, Bit D15, is the ALERT_FLAG bit; Bits[D14:D12] contain the three ADC channel allocation bits. Bit D11 is reserved for flagging diode open circuits. Bits[D10:D0] store the temperature reading from the ADC in an 11-bit, twos complement format (see Table 14 and Table 15). Conversions take place approximately every 5 ms .

Table 14. Thensex Result Register (First Read)

| MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| ALERT_FLAG | $\mathrm{CH}_{102}$ | $\mathrm{CH}_{\text {ID1 }}$ | $\mathrm{CH}_{\text {IDO }}$ | B11 | B10 | B9 | B8 |

Table 15. T Sensex Result Register (Second Read)
MSB

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |

## Tsense INT RESULT REGISTER

The $\mathrm{T}_{\text {senseINT }}$ result register (Address 0 x 04 ) is a 16 -bit, read only register used to store the ADC data generated from the internal temperature sensor. Similar to the $\mathrm{T}_{\text {SENSE }} 1$ and $\mathrm{T}_{\text {SENSE }} 2$ result registers, this register stores the temperature readings from the ADC in an 11-bit, twos complement format (D10 to D0) and uses the MSB as a general alert flag. Bits[D14:D11] are not used
and are set to zero. Conversions take place approximately every 5 ms . The temperature data format in Table 18 applies to the internal temperature sensor data.

## Temperature Value Format

The temperature reading from the ADC is stored in an 11-bit twos complement format, D10 to D0, to accommodate both positive and negative temperature measurements. The temperature data format is provided in Table 18.

## DAC $_{\mathrm{A}}$, DAC $_{\mathrm{B}}$, DAC $_{\mathrm{C}}$, AND DAC ${ }_{\mathrm{D}}$ VALUE REGISTERS

Writing to Address $0 \times 01$ to Address $0 \times 04$ sets the $\mathrm{DAC}_{\mathrm{A}}, \mathrm{DAC}_{\mathrm{B}}$, $D A C_{C}$, and $D^{2} C_{D}$ output voltage codes, respectively. Bits[D11:D0] in the write result register are the data bits sent to $\mathrm{DAC}_{\mathrm{A}}$. Note that Bits[D15:D12] are ignored.

Table 16. DAC Register (First Write) ${ }^{1}$

| MSB |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| X | X | X | X | B 11 | B10 | B9 | B8 |

${ }^{1} \mathrm{X}$ is don't care.
Table 17. DAC Register (Second Write)

| MSB |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |

Table 18. T TsenseINT Data Format

| Input | D10 (MSB) | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 (LSB) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Value $\left({ }^{\circ} \mathbf{C}\right)$ | -256 | +128 | +64 | +32 | +16 | +8 | +4 | +2 | +1 | +0.5 | +0.25 |

## ALERT STATUS REGISTER A, ALERT STATUS REGISTER B, AND ALERT STATUS REGISTER C

Alert Status Register A (Address 0x05), Alert Status Register B (Address 0x06), and Alert Status Register C (Address 0x07) are 8 -bit, read/write registers that provide information about an alert event. If a conversion results in activation of the ALERT/BUSY pin or the ALERT_FLAG bit in the ADC result register or the $\mathrm{T}_{\text {SENSEX }}$ result registers, the alert status registers can be read to gain more information. To clear the full content of any alert status registers, write a code of 0xFF (all 1s) to the relevant register. Alternatively, write to the respective alert bit in the selected alert status register to clear the alert that is associated with that bit.

The entire contents of all the alert status registers can be cleared by writing a 1 to Bit D1 and Bit D2 in the configuration register, as shown in Table 24. However, this operation then enables the ALERT/BUSY pin for subsequent conversions. See the Alerts and Limits Theory section for more information.

## CHANNEL SEQUENCE REGISTER

The channel sequence register (Address $0 \times 08$ ) is an 8 -bit, read/write register that allows the user to sequence the ADC conversions to be performed in autocycle mode. Table 22 shows the contents of the channel sequence register. See the Modes of Operation section for more information.

Table 19. Alert Status Register A

| Alert Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Function | $\mathrm{V}_{\mathbb{N} 3} 3$ <br> high alert | $\mathrm{V}_{\mathbb{N} 3}$ <br> low alert | $\mathrm{V}_{\mathbb{N} 2}$ <br> high alert | $\mathrm{V}_{\mathbb{N} 2}$ <br> low alert | $\mathrm{V}_{\mathbb{N} 1}$ <br> high alert | $\mathrm{V}_{\mathbb{N} 1} 1$ <br> low alert | $\mathrm{V}_{\mathbb{N} 0} 0$ <br> high alert | $\mathrm{V}_{\mathbb{N} 0}$ <br> low alert |

Table 20. Alert Status Register B

| Alert Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Function | Reserved | Reserved | ISENSE2 <br> overrange | ISENSE1 <br> overrange | ISENSE2 <br> high alert | ISENSE2 <br> Iow alert | ISENSE1 <br> high alert | ISENSE1 <br> low alert |

Table 21. Alert Status Register C

| Alert Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Function | Open diode <br> flag | Overtemp <br> alert | TsenseINT <br> high alert | TsenselNT <br> low alert | Tsense2 <br> high alert | Tsense2 <br> low alert | Tsense1 <br> high alert | Tsense1 <br> low alert |

Table 22. Channel Sequence Register

| Channel Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | Reserved | Reserved | Isense2 | Isense1 | $\mathrm{V}_{1 \times 3}$ | ViN2 | VIN1 | ViN0 |

## CONFIGURATION REGISTER

The configuration register (Address 0x09) is a 16 -bit, read/write register that sets the operating mode of the AD7294-2. The bit functions of the configuration register are outlined in Table 23 and Table 24. On power-up, the configuration register is reset to $0 \times 0000$.

## Sample Delay and Bit Trial Delay

It is recommended that no $\mathrm{I}^{2} \mathrm{C}$ bus activity occur when a conversion is taking place; however, this may not be possible, for example, when operating in autocycle mode. Bit D14 and Bit D13 in the configuration register are used to delay critical sample intervals and bit trials from occurring while there is activity on the $\mathrm{I}^{2} \mathrm{C}$ bus. On power-up, Bit D14 (noise-delayed sampling), Bit D13 (noise-delayed bit trials), and Bit D3 ( $\mathrm{I}^{2} \mathrm{C}$ filters) are enabled (set to 0). This configuration is appropriate for low frequency applications because the bit trials are prevented from
occurring when there is activity on the $\mathrm{I}^{2} \mathrm{C}$ bus, thereby ensuring good dc linearity performance. For high frequency input signals, it may be desirable to have a known sampling point; thus, the noise-delayed sampling can be disabled by writing 1 to Bit D14 in the configuration register. This ensures that the sampling instance is fixed relative to SDA, resulting in improved SNR performance. If noise-delay samplings extend longer than $1 \mu \mathrm{~s}$, the current conversion terminates. This termination can occur if there are edges on SDA that are outside the $\mathrm{I}^{2} \mathrm{C}$ specification. When noisedelayed sampling is enabled, the rise and fall times must meet the $I^{2} \mathrm{C}$-specified standard. When Bit D13 is enabled, the conversion time may vary.
The default configuration for Bit D3 (enabled) is recommended for normal operation because it ensures that the $\mathrm{I}^{2} \mathrm{C}$ requirements for $t_{o f}$ (minimum) and $t_{S P}$ are met. The $I^{2} C$ filters reject glitches of less than 50 ns . If this function is disabled, the conversion results are more susceptible to noise from the $\mathrm{I}^{2} \mathrm{C}$ bus.

Table 23. Configuration Register Bit Function Descriptions, Bits[D15:D8]

| Channel <br> Bit | D15 | D14 | D13 | D12 | D11 | D10 | D9 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 24. Configuration Register Bit Function Descriptions, Bits[D7:D0]

| Channel <br> Bit | D7 | D6 | D5 | D4 | D3 | D1 | D2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 25. ALERT/BUSY Pin Function Descriptions

| D2 | D1 | ALERT/BUSY Pin Function Descriptions |
| :--- | :--- | :--- |
| 0 | 0 | Pin does not provide any interrupt signal. |
| 0 | 1 | Configures pin as a busy output. |
| 1 | 0 | Configures pin as an alert output. |
| 1 | 1 | Resets the ALERT/BUSY output pin, the ALERT_FLAG bit in the conversion result register, and the entire alert status register (if any <br> is active). 11 is written to Bits[D2:D1] in the configuration register to reset the ALERT/BUSY pin, the ALERT_FLAG bit, and the alert status <br> register. Following this write, the content of the configuration register read 10 for Bit D2 and Bit D1, respectively, when read back. |

Table 26. ADC Input Mode Examples

| D11 | D10 | D9 | D8 | Description |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | All channels single-ended |
| 0 | 0 | 0 | 1 | Differential mode on $V_{\mathbb{N}} 0 / V_{\mathbb{N} 1}$ |
| 0 | 1 | 0 | 1 | Pseudo differential mode on $V_{\mathbb{N} 0} 0 / \mathbb{V}_{\mathbb{N}} 1$ |

## POWER-DOWN REGISTER

The power-down register (Address 0 x 0 A ) is an 8 -bit, read/write register that powers down various sections of the AD7294-2 device. On power-up, the default value for the power-down register is $0 \times 70$. The content of the power-down register is listed in Table 27.

Table 27. Power-Down Register Bit Descriptions

| Bit | Description |
| :--- | :--- |
| D7 | Powers down the ADC and DAC reference buffers and the <br> temperature sensor. Sets the DAC outputs to high impedance <br> and disables the ISENSE 1 and ISENSE2 alerts. |
| D6 | Reserved. |
| D5 | Powers down the ADC reference buffer. To allow for an <br> external reference, set to 1 at power-up. |
| D4 | Powers down the DAC reference buffer. To allow for an <br> external reference, set to 1 at power-up. |
| D3 | Powers down the temperature sensor. |
| D2 | Disables the ISENsE 1 alerts. |
| D1 | Disables the ISENsE2 alerts. |
| D0 | Sets the DAC outputs to high impedance. |

## DATA $_{\text {Low }}$ AND DATA HIGH REGISTERS

## $V_{\text {IN }} 0$ to $V_{\text {IN }} 3$ Channels

The DATA ${ }_{\text {Low }}$ and DATA $_{\text {HIGH }}$ registers (Address 0x0B and Address $0 x 0 \mathrm{C}, \mathrm{V}_{\text {IN }} 0$; Address 0 x 0 E and Address $0 \mathrm{x} 0 \mathrm{~F}, \mathrm{~V}_{\text {IN }} 1$; Address $0 \times 11$ and Address $0 \times 12$, $\mathrm{V}_{\text {IN }}$; Address 0 x 14 and Address $0 \times 15, V_{\text {IN }} 3$ ), one pair for each $V_{\text {INX }}$ channel, are 16-bit, read/write registers (see Table 29 and Table 30). General alert is flagged by the MSB, Bit D15. Bits[D14:D12] are not used in the register and are set to 0 . The remaining 12 bits set the low and high limits for the relevant channel. For single-ended mode, the default values for $\mathrm{V}_{\text {IN }} 0$ to $\mathrm{V}_{\text {IN }} 3$ are 0 x 000 ( $\mathrm{DATA}_{\text {Low }}$ ) and 0 xFFF (DATA ${ }_{\text {High }}$ ) in binary format. For differential mode, the default values for $\mathrm{V}_{\text {IN }} 0$ to $\mathrm{V}_{\text {IN }} 3$ are 0 x 800 ( $\mathrm{DATA}_{\text {Low }}$ ) and 0 x 7 FF (DATA ${ }_{\text {HIGH }}$ ) in twos complement format. Note that, if the part is configured in either single-ended or differential mode and the mode is changed, the limits in the DATA LOw and DATA DIGH registers must be reprogrammed.

## $T_{\text {SENSE }} 1, T_{\text {Sense }} 2$, and $T_{\text {Sensel }}$ INT Channels

Channel 7 to Channel 9 (Address 0x1D and Address 0x1E, $\mathrm{T}_{\text {SENSE }} 1$; Address $0 \times 20$ and Address 0x21, $\mathrm{T}_{\text {SENSE }}$; and Address 0x23 and Address 0x24, TSENSEINT) default to 0x400 ( $\mathrm{DATA}_{\text {LOw }}$ ) and $0 \times 3 \mathrm{FF}$ ( $\mathrm{DATA}_{\text {HIGH }}$ ) as the limits because they are in 11-bit, twos complement format.

Table 28. Default Values for DATA Low and DATA HIGH Registers

| ADC <br> Channel | Single-Ended |  | Differential |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DATA Low | DATA ${ }_{\text {HIGH }}$ | DATALow | DATA ${ }_{\text {HIGH }}$ |
| $\mathrm{V}_{10} 0$ | 0x000 | 0xFFF | 0x800 | 0x7FF |
| V IN1 | 0x000 | OxFFF | 0x800 | 0x7FF |
| V IN2 | 0x000 | OxFFF | 0x800 | 0x7FF |
| $\mathrm{V}_{\text {IN }} 3$ | 0x000 | 0xFFF | 0x800 | 0x7FF |
| $\mathrm{I}_{\text {sense }} 1$ | N/A | N/A | 0x800 | 0x7FF |
| Isense2 | N/A | N/A | 0x800 | 0x7FF |
| $\mathrm{T}_{\text {sense }} 1$ | N/A | N/A | 0x400 | 0x3FF |
| Tsense2 | N/A | N/A | 0x400 | 0x3FF |
| Tsenselnt | N/A | N/A | 0x400 | 0x3FF |

Table 29. DATA A Low, DATA HIGH Register (First Read/Write)
MSB

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ALERT_FLAG | 0 | 0 | 0 | B11 | B10 | B9 | B8 |

Table 30. DATAlow, DATA ${ }_{\text {high }}$ Register (Second Read/Write)
MSB

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |

## HYSTERESIS REGISTERS

Each hysteresis register (Address 0x0D, $\mathrm{V}_{\text {IN }} 0$; Address $0 \times 10, \mathrm{~V}_{\text {IN }} 1$; Address $0 \times 13, V_{\text {IN }}$; Address $0 x 16, V_{\text {IN }} 3$; Address $0 \times 19$, Isense 1 ; Address $0 \times 1 \mathrm{C}$, $\mathrm{I}_{\text {SENSE }} 2$; Address $0 \times 1 \mathrm{~F}, \mathrm{~T}_{\text {sENSE }} 1$; Address $0 \times 22$, $\mathrm{T}_{\text {SENSE }} 2$; Address $0 \times 25, \mathrm{~T}_{\text {SENSE }}$ INT) is a 16 -bit, read/write register in which only the 12 LSBs of the register are used. The MSB signals the alert event. If 0xFFF is written to the hysteresis register, the hysteresis register enters the minimum/maximum mode (see the Alerts and Limits Theory section).

Table 31. Hysteresis Register (First Read/Write)
MSB

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ALERT_FLAG | 0 | 0 | 0 | B11 | B10 | B9 | B8 |

Table 32. Hysteresis Register (Second Read/Write)
MSB

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |

## REMOTE CHANNEL Tsense 1 AND Tsense 2 OFFSET REGISTERS

The $\mathrm{T}_{\text {SENSE }} 1$ offset register (Address 0x26) and $\mathrm{T}_{\text {SENSE }} 2$ offset register (Address 0x27) allow the user to add or subtract an offset to the temperature. These 8-bit, read/write registers store data in a twos complement format. The data is subtracted from the temperature readings taken by the $\mathrm{T}_{\text {SENSE }} 1$ and $\mathrm{T}_{\text {SENSE }} 2$ temperature sensors. The offset is implemented before the values are stored in the $\mathrm{T}_{\text {SENSE }} 1$ and $\mathrm{T}_{\text {SENSE }} 2$ result registers.

The offset registers can be used to compensate for transistors with different ideality factors because the $\mathrm{T}_{\text {SENSEX }}$ results are based on the 2N3906 transistor ideality factor. Different transistors with different ideality factors result in different offsets within the region of interest, which can be compensated for by using this register.

Table 33. T Tsense1, Tsense2 Offset Register Data Format

| Input | MSB <br> D7 | D6 | D5 | D4 | D3 | D2 | D1 | LSB <br> D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Value $\left({ }^{\circ} \mathbf{C}\right)$ | -32 | +16 | +8 | +4 | +2 | +1 | +0.5 | +0.25 |

## I 2 C INTERFACE

## GENERALI²C TIMING

Figure 47 shows the timing for general read and write operations using an $\mathrm{I}^{2} \mathrm{C}$-compliant interface. The $\mathrm{I}^{2} \mathrm{C}$ bus uses open-drain drivers; therefore, when no device is driving the bus, both SCL and SDA are high. This is known as idle state. When the bus is idle, the master initiates a data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line (SDA) while the serial clock line (SCL) remains high. This indicates that a data stream follows. The master device is responsible for generating the clock.

Data is sent over the serial bus in groups of nine bits: eight bits of data from the transmitter followed by an acknowledge bit (ACK) from the receiver. Data transitions on the SDA line must occur during the low period of the clock signal and remain stable during the high period. The receiver should pull the SDA line low during the acknowledge bit to signal that the preceding byte has been received correctly. If this is not the case, cancel the transaction.
The first byte that the master sends must consist of a 7-bit slave address, followed by a data direction bit. Each device on the bus has a unique slave address; therefore, the first byte sets up communication with a single slave device for the duration of the transaction.
The transaction can be used either to write to a slave device (data direction bit $=0$ ) or to read data from it (data direction bit $=1$ ). In the case of a read transaction, it is often necessary first to write to the slave device (in a separate write transaction) to tell it from which register to read. Reading and writing cannot be combined in one transaction.
When the transaction is complete, the master can keep control of the bus, initiating a new transaction by generating another start bit (high-to-low transition on SDA while SCL is high). This is known as a repeated start ( Sr ). Alternatively, the bus can be relinquished by releasing the SCL line followed by releasing the SDA line. This low-to-high transition on SDA while SCL is high is known as a stop bit $(\mathrm{P})$, and it leaves the $\mathrm{I}^{2} \mathrm{C}$ bus in its idle state (that is, no current is consumed by the bus).
The example in Figure 47 shows a simple write transaction with an AD7294-2 as the slave device. In this example, the AD7294-2 register pointer is being readied for a future read transaction.

## SERIAL BUS ADDRESS BYTE

The first byte the user writes to the device is the slave address byte. Similar to all I ${ }^{2} \mathrm{C}$-compatible devices, the AD7294-2 has a 7-bit serial address. The five LSBs are user-programmable via the three, three-state input pins, as shown in Table 34.

Table 34 shows that the ASx pins are sometimes left floating. Note that, in such cases, the stray capacitance on the pin must be less than 30 pF to allow correct detection of the floating state; therefore, any PCB trace must be kept as short as possible.

Table 34. Slave Address Control Using Three-State Input Pins ${ }^{1}$

| AS2 | AS1 | AS0 | Slave Address (A6 to AO) |
| :--- | :--- | :--- | :--- |
| L | L | L | $0 \times 61$ |
| L | L | H | $0 \times 62$ |
| L | L | NC | $0 \times 63$ |
| L | H | L | $0 \times 64$ |
| L | H | H | $0 \times 65$ |
| L | H | NC | $0 \times 66$ |
| L | NC | L | $0 \times 67$ |
| L | NC | H | $0 \times 68$ |
| L | NC | NC | $0 \times 69$ |
| H | L | L | $0 \times 6$ A |
| H | L | H | $0 \times 6$ B |
| H | L | NC | $0 \times 6$ C |
| H | H | L | $0 \times 6 D$ |
| H | H | H | $0 \times 6 E$ |
| H | H | NC | $0 \times 6 F$ |
| H | NC | L | $0 \times 70$ |
| H | NC | H | $0 \times 71$ |
| H | NC | NC | $0 \times 72$ |
| NC | L | L | $0 \times 73$ |
| NC | L | H | $0 \times 74$ |
| NC | L | NC | $0 \times 75$ |
| NC | H | L | $0 \times 76$ |
| NC | H | H | $0 \times 77$ |
| NC | H | NC | $0 \times 78$ |
| NC | NC | L | $0 \times 79$ |
| NC | NC | H | $0 \times 7$ A |
| NC | NC | NC | $0 \times 7 B$ |

${ }^{1} \mathrm{H}=$ tie the pin to $\mathrm{V}_{\text {DRIVE, }} \mathrm{L}=$ tie the pin to $\mathrm{DGND}, \mathrm{NC}=$ pin left floating.


Figure 47. General $I^{2} C$ Timing

## Data Sheet

## INTERFACE PROTOCOL

The AD7294-2 uses the following $I^{2} \mathrm{C}$ protocols.

## Writing a Single Byte of Data to an 8-Bit Register

The alert status registers (Address $0 \times 05$ to Address $0 \times 07$ ), the power-down register (Address $0 \times 0 \mathrm{~A}$ ), the channel sequence register (Address 0x08), the temperature offset registers (Address 0x26 and Address 0x27), and the command register (Address $0 \times 00$ ) are 8 -bit registers. Therefore, only one byte of data can be written to each. In this operation, the master device sends a byte of data to the slave device (see Figure 48).

To write data to the register, use the following command sequence:

1. The master device asserts a start condition on SDA.
2. The master sends the 7 -bit slave address followed by a zero for the direction bit, indicating a write operation.
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends a register address.
5. The slave asserts an acknowledge on SDA.
6. The master sends a data byte.
7. The slave asserts an acknowledge on SDA.
8. The master asserts a stop condition to end the transaction.


| S | SLAVE ADDRESS | 0 | A | REG POINTER | A | DATA | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Figure 48. Single Byte Write Sequence

## Writing Two Bytes of Data to a 16-Bit Register

The limit and hysteresis registers (Address 0x0B to Address 0x25), the result registers (Address 0x01 to Address 0x04), and the configuration register (Address $0 \times 09$ ) are 16 -bit registers. Therefore, two bytes of data are required to write a value to any one of these registers (see Figure 49). Use the following sequence to write the two bytes of data to one of these registers:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address, followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends a register address.
5. The slave asserts an acknowledge on SDA.
6. The master sends the first data byte (most significant).
7. The slave asserts an acknowledge on SDA.
8. The master sends the second data byte (least significant).
9. The slave asserts an acknowledge on SDA.
10. The master asserts a stop condition on SDA to end the transaction.

## Writing to Multiple Registers

Use the following sequence to write to multiple address registers:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device (the AD7294-2) asserts an acknowledge on SDA.
4. The master sends a register address; for example, the Alert Status Register A register address.
5. The slave asserts an acknowledge on SDA.
6. The master sends the data byte.
7. The slave asserts an acknowledge on SDA.
8. The master sends a second register address; for example, the configuration register.
9. The slave asserts an acknowledge on SDA.
10. The master sends the first data byte to the second register address.
11. The slave asserts an acknowledge on SDA.
12. The master sends the second data byte.
13. The slave asserts an acknowledge on SDA.
14. The master asserts a stop condition on SDA to end the transaction.
The previous examples describe writing to two registers only (Alert Status Register A and the configuration register). However, the AD7294-2 can read from multiple registers following one write operation, as shown in Figure 50.


Figure 49. Writing Two Bytes of Data to a 16-Bit Register


Figure 50. Writing to Multiple Registers

## Reading Data from an 8-Bit Register

Reading the contents from any of the 8-bit registers is a singlebyte read operation, as shown in Figure 51. In this protocol, the first part of the transaction writes to the register pointer. When the register address has been set up, any number of reads can be performed from that particular register address without having to write to the address pointer register again. When the required number of reads is completed, the master should not acknowledge the final byte. This tells the slave to stop transmitting, allowing a stop condition to be asserted by the master. Additional reads from this register can be performed in a future transaction without the need to rewrite to the register pointer.
If a read from a different address is required, the relevant register address must be written to the address pointer register. Again, any number of reads from this register can then be performed. In the next example, the master device receives two bytes from a slave device, as follows:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the read bit (high).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master receives a data byte.
5. The master asserts an acknowledge on SDA.
6. The master receives another 8-bit data byte.
7. The master asserts a no acknowledge on SDA to inform the slave that the data transfer is complete.
8. The master asserts a stop condition on SDA to end the transaction.

## Reading Two Bytes of Data from a 16-Bit Register

In this example, the master device reads three lots of two-byte data from a slave device (see Figure 52). However, any number of lots consisting of two bytes can be read. This protocol assumes that the particular register address has been set up by a singlebyte write operation to the address pointer register (see the previous read example).

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the read bit (high).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master receives the data byte.
5. The master asserts an acknowledge on SDA.
6. The master receives a second data byte.
7. The master asserts an acknowledge on SDA.
8. The master receives a data byte.
9. The master asserts an acknowledge on SDA.
10. The master receives a second data byte.
11. The master asserts an acknowledge on SDA.
12. The master receives a data byte.
13. The master asserts an acknowledge on SDA.
14. The master receives a second data byte.
15. The master asserts a no acknowledge on SDA to notify the slave that the data transfer is complete.
16. The master asserts a stop condition on SDA to end the transaction.

| S | SLAVE ADDRESS | 0 | A | REG POINTER | A | SR | SLAVE ADDRESS | 1 | A | DATA[7:0] | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



Figure 51. Reading Two Single Bytes of Data from a Selected Register

| S | SLAVE ADDRESS | 1 | A | DATA[15:8] | A | DATA[7:0] | A | DATA[15:8] | A | DATA[7:0] | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



Figure 52. Reading Three Lots of Two Bytes of Data from the Conversion Result Register

## MODES OF OPERATION

There are two different methods of initiating a conversion on the AD7294-2: command mode and autocycle mode.

## COMMAND MODE

In command mode, the AD7294-2 ADC converts on demand on either a single channel or a sequence of channels. To enter this mode, the required combination of channels is written into the command register (Address 0x00). The first conversion takes place at the end of this write operation, in time for the result to be read out in the next read operation. While this result is being read out, the next conversion in the sequence takes place, and so on.
To exit the command mode, the master does not acknowledge the final byte of data. This stops the AD7294-2 from transmitting, allowing the master to assert a stop condition on the bus. When switching to read mode, therefore, it is important that, after writing to the command register, a repeated start ( Sr ) signal be used rather than a stop ( P ) followed by a start ( S ). Otherwise, the device exits command mode after the first conversion.
After writing to the command register, the register pointer is returned to its previous value. If a new pointer value is required (typically for the ADC result register, Address 0x01), it can be written immediately following the command byte. This extra write operation does not affect the conversion sequence because the second conversion is triggered only at the start of the first read operation.

The maximum throughput that can be achieved using this mode with a $400 \mathrm{kHz} \mathrm{I}{ }^{2} \mathrm{C}$ clock is $(400 \mathrm{kHz} / 18)=22.2 \mathrm{kSPS}$.
Figure 53 shows the command mode converting on a sequence of channels including $\mathrm{V}_{\text {IN }} 0, \mathrm{~V}_{\text {IN }} 1$, and $\mathrm{I}_{\text {SENSE }} 1$.

The conversion sequence is as follows:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address followed by the write bit (low).
3. The addressed slave device (AD7294-2) asserts an acknowledge on SDA.
4. The master sends the command register address ( $0 \times 00$ ). The slave asserts an acknowledge on SDA.
5. The master sends Data Byte 0x13, which selects the $\mathrm{V}_{\mathrm{IN}} 0$, $\mathrm{V}_{\text {IN }} 1$, and $\mathrm{I}_{\text {SENSE }} 1$ channels.
6. The slave asserts an acknowledge on SDA.
7. The master sends the ADC result register address (0x01). The slave asserts an acknowledge on SDA.
8. The master sends the 7-bit slave address followed by the write bit (high).
9. The slave (AD7294-2) asserts an acknowledge on SDA.
10. The master receives a data byte, which contains the ALERT_FLAG bit, the channel ID bits, and the four MSBs of the conversion result for the $\mathrm{V}_{\text {IN }} 0$ channel. The master then asserts an acknowledge on SDA.
11. The master receives the second data byte, which contains the eight LSBs of the converted result for the $\mathrm{V}_{\text {IN }} 0$ channel. The master then asserts an acknowledge on SDA.
12. Step 10 and Step 11 are repeated for the $V_{\text {IN }} 1$ channel and the $\mathrm{I}_{\text {Sense }} 1$ channel.
13. When the master receives the results from all the selected channels, the slave again converts and outputs the result for the first channel in the selected sequence. Step 10 to Step 12 are repeated.
14. The master asserts a no acknowledge on SDA and a stop condition on SDA to end the conversion and exit command mode.

If no read occurs in a 5 ms period, the AD7294-2 automatically exits command mode. To change the conversion sequence, write a new sequence to the command register.


Figure 53. Command Mode Operation

## AUTOCYCLE MODE

The AD7294-2 can be configured to convert continuously on a programmable sequence of channels, making it the ideal mode of operation for system monitoring. These conversions occur in the background approximately every $50 \mu \mathrm{~s}$ and are transparent to the master. Typically, this mode is used to automatically monitor a selection of channels with either the limit registers programmed to signal an out-of-range condition via the alert function or the minimum/maximum recorders tracking the variation over time of a particular channel. Reads and writes can be performed at any time (the ADC result register, Address 0x01, contains the most recent conversion result).

On power-up, the autocycle mode is disabled. To enable it, write to Bit D12 in the configuration register (Address 0x09) and select the desired channels for conversion in the channel sequence register (Address 0x08).

If a command mode conversion is required while the autocycle mode is active, it is necessary to disable the autocycle mode before proceeding to the command mode. This is achieved either by clearing Bit D12 of the configuration register or by writing $0 \times 00$ to the channel sequence register. When the command mode conversion is complete, the user must exit command mode by issuing a stop condition before reenabling autocycle mode.

When switching from autocycle mode to command mode, the temperature sensor must be given sufficient time to settle and complete a new temperature integration cycle. Therefore, temperature sensor conversions performed within the first 500 ms after switching from autocycle mode to command mode may trigger false temperature high and low alarms. It is recommended that the temperature sensor alarms be disabled for the first 500 ms after mode switching by writing $0 \times 400$ to the DATA $_{\text {LOw }}$ register $\mathrm{T}_{\text {SENSEX }}$ and $0 \times 3$ FF to the DATA $_{\text {HIGH }}$ register $\mathrm{T}_{\text {sensex. }}$. Reconfigure the temperature sensor alerts to the desired alarm level when the 500 ms period has elapsed. Alternatively, ignore any temperature alerts triggered during the first 500 ms after mode switching.

## ALERTS AND LIMITS THEORY

## ALERT_FLAG BIT

The ALERT_FLAG bit indicates whether the conversion result being read or any other channel result has violated the limit registers associated with it. If an alert occurs and the ALERT_ FLAG bit is set, the master can read the alert status register to obtain more information on where the alert occurred.

## ALERT STATUS REGISTERS

The alert status registers are 8-bit, read/write registers that provide information on an alert event. If a conversion results in activation of the ALERT/BUSY pin or the ALERT_FLAG bit in the ADC result register or $\mathrm{T}_{\text {SENSE }}$ result registers, the alert status register can be read to get more information (see Figure 54 for the alert register structure).


Figure 54. Alert Status Register Structure
Alert Status Register A (see Table 19) consists of four channels with two status bits per channel, one bit corresponding to each of the DATA $_{\text {LOw }}$ and DATA ${ }_{\text {HIGH }}$ limits. This register stores the alert event data for $\mathrm{V}_{\text {IN }} 3$ to $\mathrm{V}_{\text {IN }} 0$, which are the standard voltage inputs. When the contents of this register are read, any bit with a status of 1 indicates a violation of its associated limit; that is, it identifies the channel and whether the violation occurred on the upper or lower limit. If a second alert event occurs on another channel before the contents of the alert register are read, the bit corresponding to the second alert event is also set.
Alert Status Register B (see Table 20) consists of three channels, also with two status bits per channel, representing the specified DATA $_{\text {LOW }}$ and DATA $A_{\text {HIGH }}$ limits. Bits[D3:D0] correspond to the low and high limit alerts for the current sense inputs.

Bit D4 and Bit D5 represent the $\mathrm{I}_{\text {SENSE }} 1$ OVERRANGE and $\mathrm{I}_{\text {SENSE }} 2$ OVERRANGE values of $V_{\text {ref }} / 10.41$. During power-up, it is possible for the fault outputs to be triggered, depending on which supply comes up first. It is recommended that these bits be cleared on power-up as part of the initialization routine by writing a 1 to both D4 and D5.
The AD7294-2 internal circuitry can generate an alert if either the $\mathrm{D} 1( \pm)$ or the $\mathrm{D} 2( \pm)$ input pins for the external temperature sensor are open circuit. The most significant bit (MSB) of Alert Status Register C (see Table 21) alerts the user when an open diode flag occurs on the external temperature sensors. If the internal temperature sensor detects an AD7294-2 die temperature of greater than $150^{\circ} \mathrm{C}$, the overtemperature alert bit (Bit D6 in Alert Status Register C) is set, and the DAC outputs are set to a high impedance state. The remaining six bits in Address 0x06 store alert event data for $\mathrm{T}_{\text {senseINT, }} \mathrm{T}_{\text {sense } 2 \text {, and }} \mathrm{T}_{\text {sense }} 1$ with two status bits per channel, one corresponding to each of the DATA HIGH and DATA $_{\text {Low }}$ limits.
To clear the full contents of any alert register, write a code of $0 x F F$ (all 1s) to the relevant registers. Alternatively, the user can write to the respective alert bit in the selected alert register to clear the alert that is associated with that bit. The entire contents of all the alert status registers can be cleared by writing a 1 to Bit D2 and Bit D1 in the configuration register, as shown in Table 24. However, this operation then enables the ALERT/BUSY pin for subsequent conversions.

## DATA $_{\text {Low }}$ AND DATA High MONITORING FEATURES

If the result moves outside the lower or upper limit set by the user, the AD7294-2 signals an alert using hardware (via the ALERT/BUSY pin), software (via the ALERT_FLAG bit), or both, depending on the configuration.
The DATA $_{\text {LOw }}$ register stores the lower limit that activates the ALERT/BUSY output pin and/or the ALERT_FLAG bit in the conversion result register. If the conversion result is less than the value in the DATA Low $^{\text {register, an alert occurs. The DATA }}$ HIGH register stores the upper limit that activates the ALERT/BUSY output pin and/or the ALERT_FLAG bit in the conversion result register. If the conversion result is greater than the value in the DATA ${ }_{\text {high }}$ register, an alert occurs.
An alert associated with either the DATA Low or DATA HIGH register is cleared automatically when the monitored signal is back in range; that is, the conversion result is between the limits. The contents of the alert register are updated after each conversion. A conversion is performed every $50 \mu$ in autocycle mode; as a result, the contents of the alert register may change every $50 \mu \mathrm{~s}$. If the ALERT pin signals an alert event and the content of the alert register is not read before the next conversion is complete, the contents of the register may be changed if the signal that is being monitored returns between the specified limits. In such circumstances, the ALERT pin no longer signals the occurrence of an alert event.

AD7294-2

The hysteresis register can be used to avoid flicker on the ALERT/ BUSY pin. If the hysteresis function is enabled, the conversion result must return to a value of at least N LSBs above the DATA $_{\text {Low }}$ or N LSBs below the DATA high register value for the ALERT/BUSY output pin and ALERT_FLAG bit to be reset. The value of N is taken from the 12-bit hysteresis register associated with that channel. By setting the hysteresis register to a code that is close to the maximum output code for the ADC (for example, 0x77D), the DATA $_{\text {LOW }}$ or DATA $_{\text {HIGH }}$ alerts are not cleared automatically by the AD7294-2.

Bit D11 of DATA Low or DATA Digh Register $\mathrm{T}_{\text {SEnsex }}$ is the diode open circuit flag. If this bit is set to 0 , it indicates the presence of an open circuit between the $\mathrm{Dx}(+)$ and $\mathrm{Dx}(-)$ pins. An alert that is triggered on either IsENse OVERRANGE pin remains until it is cleared by a write to the alert status register. The contents of the DATA $_{\text {LOw }}$ and DATA HIGH registers are reset to their default values on power-up (see Table 28).

## HYSTERESIS

The hysteresis value determines the reset point for the ALERT/ BUSY pin and/or ALERT_FLAG bit if a violation of the limits occurs. The hysteresis register stores the hysteresis value, N , when using the limit registers. Each pair of limit registers has a dedicated hysteresis register. For example, if a hysteresis value of

8 LSBs is required on the upper and lower limits of $\mathrm{V}_{\text {IN }} 0$, the 16-bit word, 000000000000 1000, should be written to Hysteresis Register VIN0 (Register 0x0D, see Table 9). On power-up, the hysteresis registers contain a value of 8 LSBs for nontemperature result registers and $8^{\circ} \mathrm{C}$, or 32 LSBs , for the $\mathrm{T}_{\text {SENSE }}$ registers. If a different hysteresis value is required, that value must be written to the hysteresis register for the channel in question.
The advantage of having hysteresis registers associated with each of the limit registers is that hysteresis prevents chatter on the alert bits associated with each ADC channel. Figure 55 shows the limit checking operation.

## Using the Limit Registers to Store Minimum/Maximum Conversion Results

If 0xFFF is written to the hysteresis register for a particular channel, the DATA Low and DATA HIGH registers for that channel no longer act as limit registers, as previously described, but, instead, act as storage registers for the maximum and minimum conversion results. This function is useful when an alert signal is not required in an application, but it is still required to monitor the minimum and maximum conversion values over time. Note that on powerup, the contents of the DATA ${ }_{\text {HIGH }}$ register for each channel are set to the maximum code, whereas the contents of the DATA ${ }_{\text {LOw }}$ registers are set to the minimum code by default.


Figure 55. Limit Checking

## APPLICATIONS INFORMATION

The AD7294-2 contains all the functions that are required for general-purpose monitoring and control of current, voltage, and temperature. With its 59.4 V maximum common-mode range, the device is useful in industrial and automotive applications where current sensing in the presence of a high common-mode voltage is required. For example, the part is ideally suited for monitoring and controlling a power amplifier in a cellular base station.

## BASE STATION POWER AMPLIFIER MONITOR AND CONTROL

The AD7294-2 is used in a power amplifier signal chain to achieve the optimal bias condition for the LDMOS transistor. The main factors influencing the bias conditions are temperature, supply voltage, gate voltage drift, and general processing parameters. The overall performance of a power amplifier configuration is determined by the inherent trade-offs required in efficiency, gain, and linearity. The high level of integration offered by the AD7294-2 allows the use of a single chip to dynamically control the drain bias current to maintain a constant value over temperature and time, thus significantly improving the overall performance of the power amplifier. The AD7294-2 incorporates the functionality of eight discrete components, bringing considerable board area savings over alternative solutions.

The circuit in Figure 56 is a typical system connection diagram for the AD7294-2. The device monitors and controls the overall performance of two final stage amplifiers. The gain control and phase adjustment of the driver stage are incorporated in the application and are carried out by the two available uncommitted outputs of the AD7294-2. Both high-side current senses measure the amount of current on the respective final stage amplifiers. The comparator outputs, the $I_{\text {SENSE }} 1$ OVERRANGE and $I_{\text {sense }} 2$ OVERRANGE pins, are the controlling signals for the switches on the RF inputs of the LDMOS power FETs. If the high-side current sense reads a value above a specified limit compared with the setpoint, the RF IN signal is switched off by the comparator.

By measuring the transmitted power ( Tx ) and the received power ( Rx ), the device can dynamically change the drivers and PA signal to optimize performance. This application requires a logarithmic detector/controller, such as the Analog Devices AD8317 or AD8362.


## GAIN CONTROL OF POWER AMPLIFIER

In gain control mode, a setpoint voltage that is proportional in decibels $(\mathrm{dB})$ to the desired output power is applied to a power detector such as the AD8362. A sample of the output power from the power amplifier (PA), through a directional coupler and attenuator (or by other means), is fed to the input of the AD8362. The VOUT pin is connected to the gain control terminal of the PA (see Figure 57). Based on the defined relationship between VOUT and the RF input signal, the AD8362 adjusts the voltage on VOUT (VOUT is now an error amplifier output) until the level at the RF input corresponds to the applied VSET. The AD7294-2 completes a feedback loop that tracks the output of the AD8362 and adjusts the VSET input of the AD8362 accordingly.

The VOUT pin of the AD8362 is applied to the gain control terminal of the power amplifier. For this output power control loop to be stable, a ground referenced capacitor must be connected to the CLPF pin of the AD8362. This capacitor integrates the error signal (which is actually a current) that is present when the loop is not balanced. In a system where a variable gain amplifier (VGA) or variable voltage attenuator (VVA) feeds the power amplifier, only one AD8362 is required. In such a case, the gain on one of the parts (VVA, PA) is fixed, and Voutx feeds the control input of the other.


Figure 57. Setpoint Controller Operation

## AD7294-2

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026-ABD


Figure 58. 64-Lead Thin Plastic Quad Flat Package [TQFP] (SU-64-1)
Dimensions shown in millimeters

| ORDERING GUIDE |
| :--- |
| Model $^{1}$ |
| AD7294-2BSUZ Temperature Range |
| AD7294-2BSUZ-RL |

[^3]$\square$
Data Sheet AD7294-2

NOTES

## NOTES

$1^{2} C$ refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).


[^0]:    ${ }^{1}$ Linearity calculated using a reduced code range: Code 10 to Code 4095.
    ${ }^{2}$ Guaranteed by design and characterization; not production tested.

[^1]:    ${ }^{1}$ Guaranteed by design and characterization; not production tested.

[^2]:    ${ }^{1}$ Transient currents of up to 100 mA do not cause SCR latch-up.

[^3]:    ${ }^{1} Z=$ RoHS Compliant Part.

