

# AN-325 APPLICATION NOTE

ONE TECHNOLOGY WAY ● P.O. BOX 9106 ● NORWOOD, MASSACHUSETTS 02062-9106 ● 617/329-4700

# 12-Bit Analog I/O Port Uses AD7549 and 8051 Microcomputer

by Mike Curtin

#### INTRODUCTION

In the process control industry, many slowly varying analog signals need to be measured and controlled. Examples of these are temperature, pressure, position, etc. This application note describes the design of an analog Input/ Output port based on the AD7549 dual DAC and the 8051 microcomputer which will meet this requirement. The I/O port measures analog signals and also provides an analog output voltage which may be used in various system control loops (e.g., control voltage on a hydraulic servo valve).

## HARDWARE DESCRIPTION

The two main components in the I/O port are the AD7549 dual DAC and the 8051 microcomputer. The AD7549 is a dual 12-bit DAC. Figure 1 illustrates the block diagram. For further information consult the AD7549 Data Sheet, available from Analog Devices. One DAC of the AD7549 provides the analog output voltage while the other performs the D/A function in a Successive Approximation ADC. The 8051 provides the interfacing signals to load DACB with the data for the analog output. It also performs the successive approximation routine with DACA to measure the analog input,  $A_{\rm IN}$ .




Figure 1. AD7549 Functional Block Diagram




Figure 2. Analog I/O Port Circuit Diagram

The I/O port circuit diagram of Figure 2 also incorporates the AD584 voltage reference, an input buffer for  $A_{\text{IN}}$ , comparator circuit for the ADC and output amplifier for  $A_{\text{OUT}}$ .

The AD584 is connected to give a voltage reference of -10V to both DACs. This means that the  $A_{\text{IN}}$  range is 0V to +10V and the  $A_{\text{OUT}}$  range is also 0V to +10V. A1 (AD OP-27) buffers the analog input. Since the currents in the DAC are being switched at something less than 100kHz, it is important that the buffer amplifier have a high loop gain at this frequency. The loop gain determines the output impedance and so the ability of the amplifier to maintain  $A_{\text{IN}}$  at a 12-bit level. The AD OP-27 open loop gain at 100kHz is 40dB (100). This means that the buffer output impedance is 0.7 $\Omega$  (Open Loop Output Impedance divided by loop gain) which is driving a  $10\text{k}\Omega$  load. Error due to this is 0.007% and is well below the 12-bit level.

The ADC comparator section has two stages. A3 is an AD544 with a gain resistor of  $33k\Omega$  and back-to-back diodes (HSCH-1001) to reduce settling time constraints. It is possible to trim the AD544  $V_{OS}$  (Input Offset Voltage) to take out offset in the ADC. The deciding factor in the choice of the AD544 is its extremely low input bias and offset currents. Currents of more than 100nA can contribute errors of 1/2LSB to the answer. A4 is a TL311 comparator with some hysteresis. Note that there is no pull-up resistor at the output of A4 even though it is an open collector type output. This is because P3.0, when configured as an input, provides an internal pull-up resistor.

A2 (AD OP-27) is the output amplifier for DACB and is connected to perform the current-to-voltage conversion for the DAC.

|      | A <sub>OUT</sub> : | CLR   | P3.3       | Disable the CLR line                            | 226        | SETB | P1.3      | Set DAC 1et /Eth Oth MACD                  |
|------|--------------------|-------|------------|---|------------|------|-----------|--|
| 102  |                    | SETB  | P3.4       | Set UPD high                                    | 228        | CLR  | P1.7      | Set DAC 1st (5th,9th) MSB<br>Bring WR low  |
| 104  |                    | CLR   | P3.1       | Bring CS low and select the AD7549              | 22A        | CLR  | P3.4      | Bring Wh low                               |
| 106  |                    | MOV   | R2, #04    | Load Register R2 with 04. This                  | 22C        | SETB |           | Strobe UPD pin                             |
|      |                    |       |            | will be used to set the device                  | 22E        | SETB | P1.7      | Bring WR high                              |
|      |                    |       |            | address lines                                   | 230        | JNB  |           | Test comparator A4 output. If 0,           |
| 108  |                    | ACALL | ADDRS      | Register address loaded to AD7549               | 200        | 0140 | 1 3.0,230 |  |
| 10A  |                    | MOV   | R0, #21    |   | 233        | SETB | P1.2      | jump to routine to clear bit               |
| 10C  |                    | MOV   | A, @R0     | Load data (W) into DAC B low nibble             | 235        | CLR  | P1.7      | Set DAC 2nd (6th,10th) MSB                 |
| 10D  |                    | ACALL | DATA       | register  | 237        | CLR  | P3.4      | Bring WR low                               |
| 10F  |                    | INC   | R2         | Set up next register address and                | 239        | SETB | P3.4      | Strobe UPD pin                             |
| 110  |                    | ACALL | ADDRS      | load to the AD7549                              | 23B        | SETB | P1.7      | Bring WR back high                         |
| 112  |                    | MOV   | A, @R0     |   | 23D        | JNB  |           | Test comparator A4 output. If 0,           |
| 113  |                    | SWAP  | Α          | Load data (V) into DACB mid nibble              |            | 0110 | 1 3.0,234 |  |
| 114  |                    | ACALL | DATA       | register  | 240        | SETB | P1.1      | jump to routine to clear bit               |
| 116  |                    | INC   | R2         | Set up next register address and                | 242        | CLR  | P1.7      | Set DAC 3rd (7th,11th) MSB<br>Bring WR low |
| 117  |                    | ACALL | ADDRS      | load to the AD7549                              | 244        | CLR  | P3.4      | Bring Whilew                               |
| 119  |                    | DEC   | R0         |   | 246        | SETB | P3.4      | Strobe UPD pin                             |
| 11A  |                    | MOV   | A, @R0     | Load data (U) into DACB high nibble             | 248        | SETB | P1.7      | Strone OPD pin                             |
| 11B  |                    | ACALL | DATA       | register  | 24A        | JNB  |           | Bring WR back high                         |
| 11D  |                    | INC   | R2         | Set up DACB Register address and load           | 24/1       | JIND | F3.0,298  | Test A4 output. If 0, jump to              |
| 11E  |                    | ACALL | ADDRS      | to the AD7549                                   | 24D        | SETB | P1.0      | routine to clear bit                       |
| 120  |                    | CLR   | P1.7       | Strobe the WR line to load data                 | 24F        | CLR  |           | Set DAC 4th (8th,12th) MSB                 |
| 122  |                    | SETB  | P1.7       | (UVW) to DAC B                                  | 251        | CLR  | P1.7      | Bring WR low                               |
| 124  |                    | SETB  | P3.1       | Bring CS high to deselect AD7549                | 253        | SETB | P3.4      | Ct. I TIPE :                               |
| 126  |                    | RET   |            | Return to main program                          | 255        | SETB | P3.4      | Strobe UPD pin                             |
|      |                    |       |            | program   | 257        |      | P1.7      | Bring WR back high                         |
| 0140 | ADDRS:             | MOV   | A,R2       | This subroutine takes the register              | 237        | JNB  | P3.0,29C  | Test A4 output. If 0, jump to              |
| 141  |                    | SWAP  | A          | address in R2, formats it and loads             | 25A        | CLD  | D4 7      | routine to clear bit                       |
| 142  |                    | ORL   | A, #80     | it out to the AD7549. It then returns           | 25C        | CLR  | P1.7      | Bring WR low                               |
| 144  |                    | MOV   | P1,A       | to A <sub>OUT</sub> routine                     | 25E        | CLR  | P3.4      | A  |
| 146  |                    | RET   |            | 10.10011041110                                  | 260        | SETB | P3.4      | Strobe UPD pin                             |
|      |                    |       |            |   | 262        | SETB | P1.7      | Bring WR back high                         |
| 0150 | DATA:              | ANL   | A, #OF     | This subroutine transfers the data              | 263        | INC  | R0        |  |
| 152  |                    | ORL   | P1,A       | nibble in the lower half of A to                | 265        | MOV  | A, #0F    | B  |
| 154  |                    | CLR   | P1.7       | the AD7549 data bus and strobes the             | 267        | ANL  | A,P1      | Read nibble from port, and place           |
| 156  |                    | SETB  | P1.7       | WR line low to load the appropriate             | 268        | MOV  | @R0,A     | result in address specified by R0          |
| 158  |                    | RET   |            | register, before returning to A <sub>OUT</sub>  | 26B        | JNB  | P1.5,271  |  |
|      |                    |       |            | register, before retaining to A <sub>00</sub> T | 26D        | CLR  | P1.5      | Set up address for DAC A mid nibble        |
| 0200 | A <sub>IN</sub> :  | MOV   | R0, #21    |   | 26F        | SETB | P1.4      |  |
| 202  |                    | SETB  | P3.0       | Set up port line P3.0 as an input               | 20F<br>271 | AJMP | 226       |  |
| 204  |                    | CLR   | P3.3       | Disable the CLR line                            | 274        | JNB  | P1.4,278  |  |
| 206  |                    | SETB  | P3.4       | Set UPD high                                    | 274<br>276 | CLR  |           | Set up address for DAC A low nibble        |
| 208  |                    | CLR   |            | Bring CS low and select the AD7549              | . 278      | AJMP | 226       |  |
| 20A  |                    | MOV   | P1, #00    | Load DAC A low nibble register with             | 276<br>27A | MOV  | A,23      | Take the 2 least significant nibbles and   |
| 20D  |                    | SETB  |            | all 0's   | 27B        | SWAP | A         | combine them in data memory location       |
| 20F  |                    |       | P1.4       |   |            | ORL  |           | 23   |
| 211  |                    | CLR   | _          | Load DAC A mid nibble register with             | 27D        | MOV  | 23,A      | <del></del>                                |
| 213  |                    |       |            | all 0's   | 27F        | SETB | P3.1      | Bring CS high to deselect AD7549           |
| 215  |                    |       | P1.4       |   | 281        | RET  |           | Return to main program                     |
| 217  |                    |       | P1.5       |   | 200        | CI D | D4 0      |  |
| 219  |                    |       | -          | Load DAC A high nibble register with            | 290        | CLR  |           | These instructions clear the AD7549        |
| 21B  |                    |       |            | all 0's   | 292        | AJMP |           | data bits and return to the                |
| 21D  |                    |       | P1.4       | a., o o   | 294        | CLR  |           | successive approximation routine           |
| 21F  |                    |       | P1.7       |   | 296        | AJMP | 240       |  |
| 221  |                    |       |            | DAC A is now loaded with all 0's                | 298        | CLR  | P1.1      |  |
| 223  |                    |       |            | Set up address for DAC A high nibble            | 29A        | AJMP | 24D       |  |
|      |                    |       | · ·, # 0A0 | oet up address for DAC A nigh nibble            | 29C        | CLR  | P1.0      |  |
|      |                    |       |            |   | 29E        | AJMP | 25A       |  |

Table I. 8051 Routines for Programming the I/O Port

### **SOFTWARE DESCRIPTION**

Table I lists the complete analog I/O port software subroutines. The I/O port should be considered as part of a larger control system. Whenever an analog input is to be measured or an analog output to be delivered, the program jumps to the appropriate subroutine. These subroutines are  $A_{OUT}$  and  $A_{IN}$ .  $A_{OUT}$  takes the 12 bits of data UVW contained in data memory locations 20, 21 and loads this data to DACB. So, the output of A2 ( $A_{OUT}$ ), is the analog value of the digital word, UVW.

 $A_{\text{IN}}$  is the successive approximation routine for converting the analog signal,  $A_{\text{IN}},$  into its digital value XYZ and

placing the result in data memory locations 22 and 23. The routine initializes port outputs, clears the contents of DACA and then proceeds into the successive approximation routine proper. In this, it makes extensive use of the bit-handling instructions available on the 8051. Individual port bits may be cleared or set with a single instruction (CLR or SETB). Also, a single instruction (JNB) can test the state of port bits and jump to another location depending on the bit state. The use of these instructions simplifies the complete successive approximation routine. Table II shows the memory organization for the Analog I/O Port.

| DATA MEMORY | CONTENTS |
|-------------|----------|
| 020         | 0U       |
| 021         | vw       |
| 022         | 0X       |
| 023         | YZ       |
|             |          |

Table II. Memory Organization for Analog I/O Port

#### **PERFORMANCE**

To perform the Analog Output function, the user jumps from the main program to subroutine  $A_{OUT}$ . This occupies 55 bytes of memory and has an execution time of 74 $\mu$ s. This means that within 74 $\mu$ s of jumping to the subroutine,  $A_{OUT}$  has reached the analog equivalent of UVW (Data in 20, 21). Since A2 (AD OP-27) has excellent input offset voltage characteristics,  $A_{OUT}$  specifications will match those on the AD7549 data sheet. When the AD7549KN (BD, TD) is used, the integral linearity error is 1/2LSB.

Differential linearity is less than 1LSB, ensuring guaranteed monotonicity over temperature. Full-scale error (gain error) is 3LSBs max which corresponds to 0.073% F.S.R.

 $A_{IN}$  is contained in 145 bytes of memory, and has an execution time which varies between 140  $\mu s$  and 180  $\mu s$ , depending on the value of  $A_{IN}$ . This is the ADC conversion time. For the slowly varying signals which occur in process control systems, this speed is adequate. However, for a user who needs to measure higher frequency signals, increased bandwidth can be obtained by using an AD585 Sample/Hold amplifier instead of the input buffer, A1. This allows sampling of signals up to 2.7kHz.

Figure 3 shows how the output of A3 (top trace) varies during the A/D conversion cycle. At the end of the cycle, DACA is loaded with the digital value of  $A_{IN}$ , causing the currents flowing into A3 inverting terminal to balance and bringing the voltage at the output of A3 to zero. The bottom trace is the start of conversion signal. This particular conversion is completed in approximately  $160\mu s$ .




Figure 3. Voltage at A3 Output During the Conversion Cycle