# ANALOG DEVICES

# 12-Bit, 10 MSPS A/D Converter

# AD9005B

0 G I

С

₽ R

A

| DIGITAL | DATA | OUTPUTS

#### FEATURES Complete 12-Bit A/D Converter Includes Track-and-Hold, Reference and Timing Bipolar Analog Input (±1.024 V) Up to 10 MSPS Sampling Rate Low Power Dissipation: 3.2 W Low Harmonic Distortion

MIL-STD-883-Compliant Versions Available

Radar Digital Receivers Electro-Optics Medical Scanners Signal Intelligence Spectrum Analyzers

**GENERAL DESCRIPTION** The AD9005B is a complete 12-bit A/D converter that includes on-board track-and-hold amplifier, voltage reference, and timing circuits. Featuring sampling rates from dc to 10 MSPS, the AD9005B uses a subranging converter architecture to achieve high speed and high resolution. Dynamic performance includes an SNR of 64 dB and harmonic distortion of -72 dBc with a 4.3 MHz analog input.

This unit replaces its predecessor, the AD9005A. The AD9005B uses a higher level of integration than the earlier design to provide increased performance, better reliability and reduced cost.

The AD9005B requires only +5 V and -5.2 V supplies (eliminating the +15 V and -15 V requirements of the AD9005A). The AD9005B will operate without board modification in

 $\sum_{n=1}^{n} \prod_{i=1}^{n} \sum_{i=1}^{n} \sum_{i$ 

ANALOG INPUT

ENCODE (24)

۱D

(45

T/H A/D OUT IN

4 ) ( 5

T/H

performance. Critical to the performance of the AD9005B is the use of advanced bipolar integrated circuits, custom designed for this device and manufactured by Analog Devices. The AD9005B is TTL-compatible with offset binary outputs. It is available in a 46-lead hermetic metal DIP in two temperature ranges: 0°C to +70°C commercial range and -55°C to +125°C military range (case temperature).

005A sockets because +15/V and -15 V pins are not

internally connected. All grades are fully tested for dynamic

FUNCTIONAL BLOCK DIAGRAM

FLASH

AD9005B

SUM AMF

#### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by impressed of otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Fel: 617/329-4700 World Wide Web Site: http://www.analog.com Fax: 617/326-8703 © Analog Devices, Inc., 1997

# AD9005B-SPECIFICATIONS

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Positive Supply Voltage $(+V_S)$ +6	) V
Negative Supply Voltage (–V <sub>S</sub> )	ν
Analog Input Voltage (Pin 45) ±3.0 V	dc
Digital Input Voltage0.5 V to +	Vs
Digital Output Current 4 n	nA

Operating Temperature Range (Case)AD9005BKMAD9005BTM-55°C to +125°CStorage Temperature Range-65°C to +150°CJunction Temperature<sup>2</sup>Lead Soldering Temperature (10 sec)+300°C

## **ELECTRICAL CHARACTERISTICS** ( $+V_s = +5 V$ , $-V_s = -5.2 V$ , unless otherwise noted)

		Test	0 0 A	commerci °C to +70° D9005BK	ial °C XM	-55 AD9	Military °C to +12 90005BTN	25°C M/KJ	
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION	+25°C	Ι	12			12			Bits
LSB Weight	Full	V		0.5			0.5		mV
STATIC ACCURACY									
Differential Nonlinearity	+25°C	I	-1.0	$\pm 0.5$	+1.0	-1.0	$\pm 0.5$	+1.0	LSB
	Full	VI	-1.0	110	+1.5	-1.0	110	+1.5	LSB
Integral Nonlinearity	Ful	$\sum_{v}^{1}$		±1.0	$\pm 1.25$ $\pm 2.25$		±1.0	$\pm 1.25$ $\pm 2.25$	LSB
No Missing Codes			GN	RANTE	±2.25 FD	GUA	RANTE	±2.25 FD	LSD
Gain Error	+25%			±0.57	±1.0		$\pm 0.5$	±1.0	% FS
	Full	) vír /		) 7 /	±2.0 /	<u> </u>		±2.0	% FS
Offset Error	+25°C			#4	±15		7±4	±15	mV
	Full	vt 🗸	$\cup$ /		±30	L -		±40	mV
ANALOG INPLIT				T T			· ]		$\sim$
Input Voltage Range	Full	v		L+1 024	$\sim 1.1$		+1.024	. / /	V n-n
Input Resistance	Full	VI	900	1000	-106 L	-900	1000	1100	
Input Capacitance	+25°C	V		8		-7	8		THE T
Large Signal Input Bandwidth <sup>3</sup>	Full	V		38			38		MHz
DVNAMIC CHAPACTERISTICS <sup>5</sup>									
Maximum Conversion Rate	Full	т	10			10			MSPS
Output Data Delay <sup>6, 9</sup> ( $t_{\rm RD}$ )	+25°C	v	10	90		10	90		ns
Aperture Delay $(t_{A})$	+25°C	v		9			9		ns
Aperture Uncertainty	+25°C	IV		10	20		10	20	ps rms
Transient Response $(to \pm 1 \text{ LSB})^7$	+25°C	IV			120			120	ns
Overvoltage Recovery Time <sup>8</sup>	+25°C	IV			250			250	ns
$(to \pm 1 LSB)$		-							-
Harmonic Distortion <sup>10, 4</sup>									
$F_{IN} = 540 \text{ kHz}$	+ 25°C	IV	-73	-78		-73	-78		dBc
$F_{IN} = 2.3 \text{ MHz}$	+25°C	I	-68	-72		-68	-72		dBc
	Full	VI	-67			-66			dBc
$F_{IN} = 4.3 \text{ MHz}$	+25°C	I	-66	-72		-66	-72		dBc
	Full	VI	-65			-63			dBc
Signal to Noise Ratio <sup>11, 4</sup>									
$F_{IN} = 540 \text{ kHz}$	+25°C	IV	65	67		65	67		
$F_{IN} = 2.3 \text{ MHz}$	+25°C	I	63	65		63	65		dB
	Full	VI	63			60			dB
$F_{IN} = 4.3 \text{ MHz}$	+25°C	I	62	64		62	64		dB
Two Tone Intermedulation	Full	VI	61			60			dB
Distortion <sup>12</sup>									
$E_{\text{Distortion}} = 2.2 \text{ MHz} + 2.3 \text{ MHz}$	+25°C	V		-75			_75		dBc
	1250	•		15			15		
ENCODE INPUT <sup>14</sup>									
Logic "l" Voltage	Full	IV	2.0			2.0			V
Logic "0" Voltage	Full	IV			0.8			0.8	V.
Logic "1" Current	Full				150			150	μΑ
Logic "0" Current	Full			F	150		-	150	μΑ
Input Capacitance	+25°C		ane?	$\int_{1}^{2}$		25	С		рг
Encode Pulse width (High)	+25°C		ayo z (	0 10		20			ns

		Test	Co 0°C AI	mmercia C to +70° 09005BK	al C M	-55 A	Militar 5°C to +1 D9005B7	у 25°С ГМ	
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
DIGITAL OUTPUTS									
Logic "l" Voltage (2 mA Source)	Full	Ι	2.4			2.4			V
Logic "0" Voltage (4 mA Sink)	Full	Ι			0.4			0.4	V
Logic Coding	Full	IV	Of	fset Bina	ry	Of	fset Bina	ry	
POWER SUPPLY									
Supply Voltage +V <sub>S</sub>	Full	VI	4.75	5.0	5.25	4.75	5.0	5.25	V
Supply Current Analog +V <sub>S</sub>	Full	VI		180	240		180	240	mA
Supply Current Digital +V <sub>S</sub>	Full	VI		43	80		43	80	mA
Supply Voltage –V <sub>S</sub>	Full	VI	-4.95	-5.2	-5.45	-4.95	-5.2	-5.45	V
Supply Current Analog –V <sub>S</sub>	Full	VI		210	320		210	320	mA
Supply Current Digital –V <sub>S</sub>	Full	VI		65	110		65	110	mA
Nominal Rower Dissipation	Full	VI		3.2	4.0		3.2	4.0	W
$\left( PSRR^{1}, 15 \right)$	+25°C	Ι		0.01	0.02		0.01	0.02	%/%

NOTES

Absolute ma plied individually, and beyond which the serviceability of the circuit may be impaired. Functional operfing implied. Exposure to absolute rating conditions for extended periods of time may affect device reliability. ation under any se conc is not ecessarily Nvbr thermal model:

uld not innum junc on t sh exc ed +175°C. m

TT + PDISSIP  $t_{JUNCTION} = t_{JUNCTION}$ 

where  $(T_s - T_c)$  max 46-lead metal DIP:  $\theta_{CA} = 14^{\circ}C/W$  in

 $\theta_{CA} = 6^{\circ}C/W$  with 500 LFPM air flow.

<sup>3</sup>Determined by 3 dB reduction in reconstructed output.

<sup>4</sup>1nput at 1 dB below full scale. <sup>5</sup>Measured at 10 MHz encode rate.

<sup>6</sup>Measured from ENCODE in to data out for LSB only.

<sup>7</sup>For full-scale step input; 12-bit accuracy is attained in the specified time.

<sup>8</sup>Recovers to 12-bit accuracy in specified time following 200% full-scale input voltage.

<sup>9</sup>Excludes pipeline delay of two clock cycles (see timing diagram).

<sup>10</sup>Worst case spurious in-band signal relative to input level.

<sup>11</sup>RMS signal to RMS noise, including harmonics.

<sup>12</sup>Worst case spurious in-band signal relative to level of input tones, which are both -7 dB below full scale.

<sup>13</sup>Sensitivity of full-scale gain error with respect to power supply variation within supply Min/Max limits.

<sup>14</sup>ENCODE signal rise and fall times should be less than 5 ns for normal operation. Transition from "0" to "1" initiates conversion.

<sup>15</sup>PSRR is tested over given voltage range.

Specifications subject to change without notice.

#### **EXPLANATION OF TEST LEVELS**

#### **Test Level**

- I 100% production tested.
- II -100% production tested at +25°C, and sample tested at specified temperatures.
- III Periodically sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for military temperature devices. Guaranteed, not tested, for commercial temperature range

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option*
AD9005BKM AD9005BTM AD9005/PCB	0°C to +70°C –55°C to + 125°C 0°C to +70°C	46-Lead DIP, Commercial Temperature 46-Lead DIP, Military Temperature AD9005 Evaluation Board	M-46 M-46

\*M = Hermetic Metal Can DIP.





Figure 1. Timing Diagram



Figure 3. Burn-In Circuit

Page 5 of 8

#### **APPLICATIONS INFORMATION**

The AD9005B is a complete analog-to-digital converter. The AD9005B uses a subranging A/D architecture enhanced by hybrid technology. This includes an on-board track-and-hold amplifier, on-board references, timing circuitry and output latches.

The analog input of the AD9005B is fed directly into the internal track-and-hold amplifier, thus eliminating the need for external signal conditioning in many applications. This amplifier provides low input capacitance and a bipolar  $(\pm 1.024 \text{ V})$  input range. Normally reverse-biased Schottky diodes on the input provide overrange protection. If the amplitude, bandwidth or dc voltage level of the analog input signal calls for external signal conditioning, it is advisable to use an amplifier with low harmonic distortion and low noise characteristics. Selecting the amplifier may be difficult because the performance of the AD9005B will probably exceed the performance of most commercially available amplifiers. A notable exception is the \$617, a wideband low noise current/feedback amplifier. It is AD ant to remember that band limiting the analog input conversion process signa can avoid ali asing during the A/D Timing in the AD9005B is critical , and careful me es must be taken to support 12-bit accuracy. One simple w o enhance the performance of the AD9005B is to synchronize the system clock to a crystal oscillator. This will minimize any clock jitter, a must for maintaining the spectral purity of analog signals near Nyquist limits. Because the conversion cycle begins with the rising edge of the encode signal, a fast, clean, rising edge will also help to reduce any clock jitter.

When the ENCODE signal of the AD9005B goes HIGH, the internal track-and-hold enters the hold state; after 65 ns, it returns to track mode. In applications in which the AD9005B is slowly or intermittently clocked (i.e., in burst mode), the encode signal should be returned to a logic LOW state during the idle periods.

The ENCODE signal pulse width should also be adjusted so it is in the HIGH (hold) state for a minimum of 25 ns. This ensures that the T/H enters the hold mode before the A/D conversion takes place.

The AD9005B has many appealing characteristics for 12-bit A/D converter applications. Its dynamic performance is state-ofthe art in hybrid technology. Typical applications include radar, missile guidance, digital oscilloscopes, waveform analyzers, medical instrumentation, electro-optics, communications and



Figure 4. Typical Application

#### Layout Information

The accuracy of a 12-bit converter, especially one with the dynamic performance level of the AD9005B, requires that designers pay careful attention to printed circuit board layouts. Analog signal paths should be impedance matched, with termination/ load resistors at or near package connections. Analog signal paths should also be isolated from digital signal paths. Otherwise digital signals can be capacitively coupled into the analog section of the circuit, degrading the overall performance of the A/D converter.

Digital switching noise on power supplies can also degrade converter performance. Because of this noise (inherent with TTL logic), the digital power supplies of the AD9005B should be separated from the analog power supplies. In addition, each power supply should be capacitively decoupled to ground. To accomplish this, a single large value capacitor with a high resohant frequency (a 10 µF tantalum capacitor for example) should be used on each of the ADQ005B's power supplies, at or near the package. In addition, a lower value capacitor with good high frequency characteristics (a 4.1 µF ceramic dhip capacitor is should be connected to each power supply pin ecommended connection. For applications in which only single 2 V sup-+5 V and plies are available, a ferrite bead, placed in series een the bet

analog and digital power pins, can be used to isolate the digital noise from the analog circuits.

Noise on the circuit ground is often the limiting factor in A/D converter performance. Perhaps the most critical concerns of circuit layout are the ground connections. To reduce ground noise, a two-sided printed circuit board is recommended, the component side being reserved (as much as possible) for a single, low impedance ground plane. The other side should be used for all (possible) power and signal connections. Each of the ground connections of the AD9005B should be connected to the ground plane, and most of the area under the AD9005B should be part of this ground plane. The metal case of the AD9005B is connected to ground.

Operation of the AD9005B requires that Pin 4, the output of the internal track-and-hold, be connected to Pin 5, the input to the AD9005B's A/D converter circuitry. A suggested layout, illustrating this connection, is shown below.

A final suggestion regarding circuit layout concerns the use of sockets. Ideally, parts should be soldered into boards in final designs. If sockets must be used, individual pin sockets are recommended to avoid lead inductance and capacitive coupling between adjacent pins. Pin sockets are available from Amp, part #6-330808-0.

0

0

0

0

D0 (LSB)

D1

D2

D3 D4

D5 D6

D7 D8

D9

⊕

÷

 $\bigcirc$ 

PIN 1

D10

D11 (MSB)

(Ħ

0

0 🗇

 $\overline{O}$ 

⊞

С

<del>m</del>

⊞

 $\bigcirc$ 

Ο

<del>m</del>

00000000

0

0

Ċ

0



Figure 5. GND Plane Side (As Viewed from Top)

Figure 6. Solder Side (As Viewed from Top)

ANALOG

0.10F CHIP BYPASS CAPACITOR

UGGESTED I

AD9005B

ENCODE COMMAND

AYOUT.

O B

00

Figure 7. Component Mounting (As Viewed from Top)

BYPASS

AD9005B

PACITOR

0

Ο

PIN 1

σ

±

Ŧ

0

