# 12-Bit, 6 GSPS, JESD204B/JESD204C Dual ADC 

## FEATURES

- Flexible reconfigurable common platform design
- Supports single, dual, and quad band per channel
- Datapaths and DSP blocks are fully bypassable
- On-chip PLL with multichip synchronization
- External RFCLK input option for off-chip PLL
- Support clock input frequencies up to 12 GHz
- Maximum ADC sample rate up to 6 GSPS
- Useable analog bandwidth to 8 GHz
- Maximum data rate up to 6 GSPS using JESD204C
- Noise density: - 153 dBFS/Hz
- ADC AC performance at 6 GSPS , input at $2.7 \mathrm{GHz},-1 \mathrm{dBFS}$
- Full-scale sine wave input voltage: 1.475 V p-p
- Noise figure: 25.3 dB
- HD2: -70 dBFS
- HD3: -68 dBFS
- Worst other (excluding HD2 and HD3): -84 dBFS
- Versatile digital features
- Selectable decimation filters
- Configurable DDC
- 8 fine complex DDCs and 4 coarse complex DDCs
- 48-bit NCO per DDC
- Option to bypass fine and coarse DDC
- Programmable 192-tap PFIR filter for receive equalization
- Supports 4 different profile settings loaded via the GPIOx pins
- Programmable delay per datapath
- Receive AGC support
- Fast detect with low latency for fast AGC control
- Signal monitor for slow AGC control
- Dedicated AGC support pins
- Auxiliary features
- Fast frequency hopping
- ADC clock driver with selectable divide ratios
- On-chip temperature monitoring unit
- Flexible GPIOx pins
- SERDES JESD204B/JESD204C interface, 8 lanes up to 24.75 Gbps
- 8 lanes JESD204B/JESD204C transmitter (JTx)
- JESD204B compliance with the maximum 15.5 Gbps
- JESD204C compliance with the maximum 24.75 Gbps
- Supports real or complex digital data (8 bit, 12 bit, 16 bit, or 24 bit)
- Outline Dimensions


## APPLICATIONS

- Wireless communications infrastructure
- Microwave point to point, E-band, and 5G mmWave
- Broadband communications systems, satellite communications
- DOCSIS 3.1 and 4.0 CMTS
- Electronic warfare
- Electronic test and measurement systems


## GENERAL DESCRIPTION

The AD9207 is a dual, 12-bit, 6 GSPS analog-to-digital converter (ADC). The ADC input features an on-chip wideband buffer with overload protection. This device is designed to support applications capable of direct sampling wideband signals up to 8 GHz . An onchip, low phase noise, phase-locked loop (PLL) clock synthesizer is available to generate the ADC sampling clock, which simplifies the printed circuit board (PCB) distribution of a high frequency clock signal. A clock output buffer is available to transmit the ADC sampling clock to other devices.
The dual ADC cores have code error rates (CER) better than $2 \times 10^{-15}$. Low latency fast detection and signal monitoring are available for automatic gain control (AGC) purposes. A flexible 192-tap programmable finite impulse response filter (PFIR) is available for digital filtering and/or equalization. Programmable integer and fractional delay blocks support compensation for analog delay mismatches.

The digital signal processing (DSP) block consists of two coarse digital downconverters (DDCs) and four fine DDCs per ADC pair. Each ADC can operate with one or two main DDC stages in support of multiband applications. The four additional fine DDC stages are available to support up to four bands per ADC. The 48-bit numerically controlled oscillators (NCOs) associated with each DDC support fast frequency hopping (FFH) while maintaining synchronization with up to 16 unique frequency assignments selected via the general-purpose input and output (GPIOx) pins or the serial port interface (SPI).

The AD9207 supports one or two JTx links that can be configured for either JESD204B or JESD204C subclass operation, which allows different datapath configurations for each ADC. Multidevice synchronization is supported through the SYSREF $\pm$ input pins.

See the Outline Dimensions section and the Ordering Guide section for more information.

Rev. 0

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description. ..... 1
Functional Block Diagram .....  3
Specifications ..... 4
Recommended Operating Conditions ..... 4
Power Consumption ..... 4
ADC DC Specifications ..... 5
Clock Inputs and Outputs ..... 5
Clock Input and Phase-Locked Loop (PLL)
Frequency Specifications ..... 6
ADC Sample Rate Specifications ..... 6
JESD204B and JESD204C Interface ..... 7
CMOS Pin Specifications ..... 8
ADC AC Specifications. ..... 8
Timing Specifications ..... 10
Absolute Maximum Ratings ..... 12
Thermal Resistance ..... 12
ESD Caution ..... 12
Pin Configuration and Function Descriptions ..... 13
Typical Performance Characteristics ..... 17
ADC. ..... 17
Theory of Operation ..... 24
Outline Dimensions ..... 25
Ordering Guide. ..... 25
Evaluation Boards ..... 25

## REVISION HISTORY

## 9/2021—Revision 0: Initial Version

## FUNCTIONAL BLOCK DIAGRAM



## SPECIFICATIONS

## RECOMMENDED OPERATING CONDITIONS

Refer to the UG-1578 user guide for more information on device initialization.
Table 1.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| OPERATING JUNCTION TEMPERATURE ( $\mathrm{T}_{\mathrm{J}}$ ) | -40 |  | +120 | ${ }^{\circ} \mathrm{C}$ |
| ANALOG SUPPLY VOLTAGE RANGE |  |  |  |  |
| AVDD2, BVDD2, and RVDD2 | 1.9 | 2.0 | 2.1 | V |
| AVDD1, AVDD1_ADC, CLKVDD1, FVDD1, and VDD1_NVG1 | 0.95 | 1.0 | 1.05 | v |
| DIGITAL SUPPLY VOLTAGE RANGE |  |  |  |  |
| DVDD1, DVDD1_RT, DCLKVDD1, and DAVDD1 | 0.95 | 1.0 | 1.05 | v |
| DVDD1P8 | 1.7 | 1.8 | 2.1 | V |
| SERIALIZERIDESERIALIZER (SERDES) SUPPLY VOLTAGE RANGE |  |  |  |  |
| SVDD2_PLL | 1.9 | 2.0 | 2.1 | v |
| SVDD1 and SVDD1_PLL | 0.95 | 1.0 | 1.05 | V |

## POWER CONSUMPTION

Typical at nominal supplies and maximum at $5 \%$ supplies. For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}$ was varied between $-40^{\circ} \mathrm{C}$ and $+120^{\circ} \mathrm{C}$. For the typical values, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
ADC datapath with DDCs bypassed (no decimation) and ADC frequency ( $f_{A D C}$ ) $=6 \mathrm{GSPS}$, and JESD204C mode of $19 \mathrm{C}(\mathrm{L}=8, \mathrm{M}=2, \mathrm{~F}=1$, $S=2, K=256, E=1, N=16, N P=16$ ).
See the UG-1578 user guide for further information on the JESD204B and JESD204C mode configurations and a detailed description of the settings referenced throughout this data sheet.

Table 2.

| Parameter | Test Conditions/Comments | Min Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CURRENTS |  |  |  |  |
| AVDD2 ( $\mathrm{I}_{\text {AVDD2 }}$ ) | 2.0 V supply | 10 | 10.7 | mA |
| BVDD2 ( livDD2 ) + RVDD2 ( ${ }_{\text {RVVD2 }}$ ) | 2.0 V supply | 291.4 | 350.1 | mA |
| AVDD2_PLL ( $l_{\text {AVDD2 }}$ PLL $)+$ SVDD2_PLL ( $\mathrm{ISVDD2}^{\text {plL }}$ ) | 2.0 V supply | 44.6 | 55.3 | mA |
| Power Dissipation for 2 V Supplies | 2.0 V supply total power dissipation | 0.7 | 0.9 | W |
| PLLCLKVDD1 (lpllclkvdi) | 1.0 V supply | 8.4 | 14.5 | mA |
| AVDD1 ( $\mathrm{I}_{\text {avDD1 }}$ ) + DCLKVDD1 ( $\mathrm{l}_{\text {clLKVDD1 }}$ ) | 1.0 V supply | 154.5 | 285.2 | mA |
| AVDD1_ADC ( ${ }_{\text {AVDD1_ADC }}$ ) | 1.0 V supply | 1726 | 2120 | mA |
| CLKVDD1 ( $\mathrm{I}_{\text {ckVVd1 }}$ ) | 1.0 V supply | 88.7 | 148.6 | mA |
| FVDD1 (livido $)$ | 1.0 V supply | 47.9 | 81.7 | mA |
| VDD1_NVG (lvodi_NvG) | 1.0 V supply | 290.9 | 379.4 | mA |
| DAVDD1 (IDAVDD1) | 1.0 V supply | 67.6 | 192.3 | mA |
| DVDD1 ( $\mathrm{I} v$ vD1 $^{\text {) }}$ | 1.0 V supply | 1102.7 | 1977.5 | mA |
| DVDD1_RT (lovDD1_RT) | 1.0 V supply | 460.3 | 568.2 | mA |
| SVDD1 ( $\mathrm{ISVDD1}^{1}$ + SVDD1_PLL ( $\mathrm{ISVDD1}^{\text {PLL }}$ ) | 1.0 V supply | 909.8 | 1323.2 | mA |
| Power Dissipation for 1 V Supplies | 1.0 V supply total power dissipation | 4.9 | 7.1 | W |
| DVDD1P8 (1 ${ }_{\text {vVDD1P8 }}$ ) | 1.8 V supply | 1.8 | 3.1 | mA |
| Total Power Dissipation | Total power dissipation of 2 V and 1 V supplies | 5.6 | 7.8 | W |

## SPECIFICATIONS

## ADC DC SPECIFICATIONS

Nominal supplies with ADC setup in 6 GSPS, full bandwidth mode (all digital downconverters bypassed). For the minimum and maximum values, $T_{J}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$, and for the typical values, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, which corresponds to $\mathrm{T}_{\mathrm{J}}=80^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3. ADC DC Specifications

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC RESOLUTION |  | 12 |  |  | Bit |
| ADC ACCURACY <br> No Missing Codes <br> Offset Error Offset Matching Gain Error Gain Matching DNL INL |  |  | Guaranteed 0.04 0.03 1.5 0.6 0.32 1.38 |  | $\begin{aligned} & \text { \% FSR } \\ & \% \text { FSR } \\ & \% \text { FSR } \\ & \% \text { FSR } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| ADC ANALOG INPUTS <br> Differential Input Voltage <br> Full-Scale Sine Wave Input Power <br> Common-Mode Input Voltage (VCMN) <br> Differential Input Resistance <br> Differential Input Capacitance Return Loss | ADCxP and ADCxN <br> Input power level resulting 0 dBFS tone level on fast Fourier transform (FFT) <br> AC-coupled, equal to voltage at VCMx for ADCx input <br> $<2.7 \mathrm{GHz}$ <br> 2.7 GHz to 3.8 GHz <br> 3.8 GHz to 5.4 GHz |  | $\begin{aligned} & 1.475 \\ & 3.9 \\ & 1 \\ & 100 \\ & 0.4 \\ & -4.3 \\ & -3.6 \\ & -2.9 \end{aligned}$ |  | $\vee$ p-p <br> dBm <br> V <br> $\Omega$ <br> pF <br> dB <br> dB <br> dB |

## CLOCK INPUTS AND OUTPUTS

For the minimum and maximum values, $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ and $\pm 5 \%$ of nominal supply, unless otherwise noted. For the typical values, $\mathrm{T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}$, which corresponds to $\mathrm{T}_{J}=80^{\circ} \mathrm{C}$, unless otherwise noted.

Table 4. Clock Inputs and Outputs

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUTS <br> Differential Input Power <br> Minimum <br> Maximum <br> Common-Mode Voltage Differential Input Resistance Differential Input Capacitance | CLKINP and CLKINN Direct RF clock <br> AC-coupled |  |  | $\begin{aligned} & 0 \\ & 6 \\ & 0.5 \\ & 100 \\ & 0.3 \end{aligned}$ | dBm <br> dBm <br> V <br> $\Omega$ <br> pF |
| CLOCK OUTPUTS (ADC CLOCK DRIVER) <br> Differential Output Voltage Magnitude ${ }^{1}$ <br> Differential Output Resistance Common-Mode Voltage | ADCDRVP and ADCDRVN 1.5 GHz <br> 2.0 GHz <br> 3 GHz <br> 6 GHz <br> AC-coupled |  |  | $\begin{aligned} & 740 \\ & 690 \\ & 640 \\ & 490 \\ & 100 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & m V p-p \\ & m V p-p \\ & m V p-p \\ & m V p-p \\ & \Omega \\ & V \end{aligned}$ |

[^0]
## SPECIFICATIONS

## CLOCK INPUT AND PHASE-LOCKED LOOP (PLL) FREQUENCY SPECIFICATIONS

For the minimum and maximum values, $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ and $\pm 5 \%$ of nominal supply, unless otherwise noted. For the typical values, $\mathrm{T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}$, which corresponds to $\mathrm{T}_{\mathrm{J}}=80^{\circ} \mathrm{C}$, unless otherwise noted.

Table 5. Clock Input and PLL Specifications

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUTS (CLKINP AND CLKINN) FREQUENCY RANGES |  | 25 |  | 12000 | MHz |
| PHASE FREQUENCY DETECTOR (PFD) INPUT FREQUENCY RANGES |  | 25 |  | 750 | MHz |
| FREQUENCY RANGES ACCORDING TO CLOCK PATH CONFIGURATION <br> Direct Clock (PLL Off) <br> PLL Reference Clock (PLL On) ${ }^{1}$ | M divider set to divide by 1 M divider set to divide by 2 $M$ divider set to divide by 3 M divider set to divide by 4 | $\begin{array}{\|l} 2900 \\ 25 \\ 50 \\ 75 \\ 100 \end{array}$ |  | $\begin{aligned} & 12000 \\ & 750 \\ & 1500 \\ & 2250 \\ & 3000 \end{aligned}$ | MHz <br> MHz <br> MHz <br> MHz <br> MHz |
| PLL VOLTAGE CONTROLLED OSCILLATOR (VCO) FREQUENCY RANGES VCO Output | D divider set to divide by 1 <br> D divider set to divide by 2 <br> D divider set to divide by 3 <br> D divider set to divide by 4 | $\begin{array}{\|l\|} \hline 5.8 \\ 2.9 \\ 1.93333 \\ 1.45 \end{array}$ |  | $\begin{aligned} & 12 \\ & 6 \\ & 4 \\ & 3 \end{aligned}$ | GHz <br> GHz <br> GHz <br> GHz |

${ }^{1}$ Refer to the UG-1578 user guide for information on the $M$ divider and the $D$ divider.

## ADC SAMPLE RATE SPECIFICATIONS

Nominal supplies. For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ and $\pm 5 \%$ of nominal supply. For the typical values, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 6. ADC Sample Rate Specifications

| Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| ADC SAMPLE RATE |  |  |  |  |
| Minimum |  |  |  |  |
| Maximum | 6 |  | 1.45 | GSPS |
| Aperture Jitter ${ }^{2}$ |  | 65 |  | GSPS |

1 Pertains to the update rate of the ADC core independent of the datapath and JESD204 mode configuration.
${ }^{2}$ Measured using a signal-to-noise ratio (SNR) degradation method with the $\operatorname{DAC}$ disabled, clock divider $=1, f_{A D C}=6 \mathrm{GSPS}$, and input frequency $\left(\mathrm{f}_{\mathrm{N}}\right)=5.55 \mathrm{GHz}$.

## SPECIFICATIONS

## JESD204B AND JESD204C INTERFACE ELECTRICAL AND SPEED SPECIFICATIONS

Nominal supplies. For the minimum and maximum values, $T_{J}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ and $\pm 5 \%$ of nominal supply, and for the typical values, $\mathrm{T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 7. Serial Interface Rate Specifications

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| JESD204B SERIAL INTERFACE RATE | Serial lane rate | 1.0 | 15.5 | Gbps |  |
| Unit Interval |  | 64.5 | 1000.0 | ps |  |
| JESD204C SERIAL INTERFACE RATE | Serial lane rate | 6.0 | 24.75 | Gbps |  |
| Unit Interval |  | 40.4 | 166.67 | ps |  |

Table 8. JESD204 Transmitter (JTx) Electrical Specifications

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| JESD204 DATA OUTPUTS <br> Standards Compliance <br> Differential Output Voltage <br> Differential Termination Impedance <br> Rise Time, $\mathrm{t}_{\mathrm{R}}$ <br> Fall Time, $t_{F}$ | SERDOUTx $\pm$, where $x=0$ to 7 <br> Maximum strength <br> $20 \%$ to $80 \%$ into $100 \Omega$ load <br> $20 \%$ to $80 \%$ into $100 \Omega$ load | 80 | $\begin{aligned} & \text { D204B a } \\ & 675 \\ & 108 \\ & 18 \\ & 18 \end{aligned}$ | $204 \mathrm{C}$ $120$ | $\begin{aligned} & m \vee p-p \\ & \Omega \\ & \mathrm{ps} \\ & \mathrm{ps} \end{aligned}$ |
| SYNCxINB $\pm$ INPUTS ${ }^{1}$ <br> Logic Compliance Differential Input Voltage Input Common-Mode Voltage $\mathrm{R}_{\mathrm{IN}}$ (Differential) Input Capacitance (Differential) | Where $\mathrm{x}=0$ or 1 DC-coupled | 0.24 | $\begin{aligned} & \quad \text { L\} } \\ {0.7} \\ {0.675} \\ {18} \\ {1} \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 2 \end{aligned}$ | $\begin{aligned} & \text { V p-p } \\ & \mathrm{V} \\ & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| SYNCxINB+ AND SYNCxINB- | CMOS input option | Refer to the CMOS Pin Specifications section |  |  |  |

${ }^{1}$ IEEE 1596.3 Standard low voltage differential signaling (LVDS) compatible.

Table 9. SYSREF Electrical Specifications

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYSREFP AND SYSREFN INPUTS |  |  |  |  | $V \mathrm{p}$-p |
| Logic Compliance | DC-coupled |  | LVDS/LVPECL ${ }^{1}$ |  |  |
| Differential Input Voltage |  |  | 0.7 | 1.9 |  |
| Input Common-Mode Voltage Range |  |  | 0.675 | 2 | V |
| Input Reference, $\mathrm{R}_{\text {IN }}$ (Differential) |  |  | 100 |  | $\Omega$ |
| Input Capacitance (Differential) |  |  | 1 |  | pF |

1 LVPECL means low voltage positive/pseudo emitter-coupled logic.

## SPECIFICATIONS

## CMOS PIN SPECIFICATIONS

For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}, 1.7 \mathrm{~V} \leq \mathrm{DVDD1P8} \leq 2.1 \mathrm{~V}$, other supplies nominal, unless otherwise noted.
Table 10.


## ADC AC SPECIFICATIONS

Nominal supplies with $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Input amplitude $\left(\mathrm{A}_{\mathrm{IN}}\right)=-1 \mathrm{dBFS}$, with full bandwidth (no decimation). For the minimum and maximum values, $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$. Specifications represent the average of two ADC channels. See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.

Table 11.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| NOISE DENSITY ${ }^{1}$ |  | -153 |  | dBFS/Hz |
| NOISE FIGURE ${ }^{2}$ |  | 25.3 |  | dB |
| CODE ERROR RATE |  | $1.6 \times 10^{-20}$ |  | Errors |
| SIGNAL-TO-NOISE RATIO $\begin{aligned} & \mathrm{f}_{\mathrm{N}}=450 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=900 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=1800 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{NN}}=2700 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IN}}=3600 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=4500 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=5400 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{NN}}=6300 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IN}}=7200 \mathrm{MHz} \end{aligned}$ | 47.7 | $\begin{aligned} & 56.7 \\ & 56.4 \\ & 55.3 \\ & 53.4 \\ & 52.8 \\ & 51.5 \\ & 51.8 \\ & 50.5 \\ & 49.8 \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS |
| SIGNAL-TO-NOISE-AND-DISTORTION (SINAD) $\begin{aligned} & f_{\mathrm{N}}=450 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=900 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=1800 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=2700 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=3600 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=4500 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=5400 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=6300 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=7200 \mathrm{MHz} \end{aligned}$ | 48.3 | $\begin{aligned} & 56.5 \\ & 56.3 \\ & 54.8 \\ & 53.0 \\ & 51.6 \\ & 48.7 \\ & 49.1 \\ & 46.6 \\ & 43.7 \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS |

## SPECIFICATIONS

Table 11.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| EFFECTIVE NUMBER OF BITS (ENOB) |  |  |  |  |
| $\mathrm{f}_{\mathrm{N}}=450 \mathrm{MHz}$ |  | 9.1 |  | Bits |
| $\mathrm{f}_{\mathrm{N}}=900 \mathrm{MHz}$ |  | 9.1 |  | Bits |
| $\mathrm{f}_{\mathrm{IN}}=1800 \mathrm{MHz}$ |  | 8.8 |  | Bits |
| $\mathrm{f}_{\mathrm{IN}}=2700 \mathrm{MHz}$ | 7.7 | 8.5 |  | Bits |
| $\mathrm{f}_{\mathrm{IN}}=3600 \mathrm{MHz}$ |  | 8.3 |  | Bits |
| $\mathrm{f}_{\mathrm{IN}}=4500 \mathrm{MHz}$ |  | 7.8 |  | Bits |
| $\mathrm{f}_{\mathrm{IN}}=5400 \mathrm{MHz}$ |  | 7.9 |  | Bits |
| $\mathrm{f}_{\mathrm{IN}}=6300 \mathrm{MHz}$ |  | 7.4 |  | Bits |
| $\mathrm{f}_{\mathrm{IN}}=7200 \mathrm{MHz}$ |  | 7.0 |  | Bits |
| SECOND-ORDER HARMONIC DISTORTION (HD2) |  |  |  |  |
| $\mathrm{f}_{\mathrm{N}}=450 \mathrm{MHz}$ |  | -70 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=900 \mathrm{MHz}$ |  | -71 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=1800 \mathrm{MHz}$ |  | -73 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=2700 \mathrm{MHz}$ |  | -70 | -56 | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=3600 \mathrm{MHz}$ |  | -58 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=4500 \mathrm{MHz}$ |  | -52 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=5400 \mathrm{MHz}$ |  | -53 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=6300 \mathrm{MHz}$ |  | -49 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=7200 \mathrm{MHz}$ |  | -45 |  | dBFS |
| THIRD-ORDER HARMONIC DISTORTION (HD3) |  |  |  |  |
| $\mathrm{f}_{\mathrm{N}}=450 \mathrm{MHz}$ |  | -87 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=900 \mathrm{MHz}$ |  | -77 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=1800 \mathrm{MHz}$ |  | -66 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=2700 \mathrm{MHz}$ |  | -68 | -61 | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=3600 \mathrm{MHz}$ |  | -73 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=4500 \mathrm{MHz}$ |  | -66 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=5400 \mathrm{MHz}$ |  | -62 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=6300 \mathrm{MHz}$ |  | -62 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=7200 \mathrm{MHz}$ |  | -60 |  | dBFS |
| WORST OTHER, EXCLUDING HD2 OR HD3 HARMONIC |  |  |  |  |
| $\mathrm{f}_{\mathrm{IN}}=450 \mathrm{MHz}$ |  | -92 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=900 \mathrm{MHz}$ |  | -93 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=1800 \mathrm{MHz}$ |  | -89 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=2700 \mathrm{MHz}$ |  | -84 | -72 | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=3600 \mathrm{MHz}$ |  | -82 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=4500 \mathrm{MHz}$ |  | -81 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=5400 \mathrm{MHz}$ |  | -78 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=6300 \mathrm{MHz}$ |  | -78 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=7200 \mathrm{MHz}$ |  | -75 |  | dBFS |
| DIGITAL COUPLING SPUR ( $\mathrm{f}_{\mathrm{N}} \pm \mathrm{f}_{\mathrm{S}} / 4$ ) |  |  |  |  |
| $\mathrm{f}_{\mathrm{N}}=450 \mathrm{MHz}$ |  | -95 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=900 \mathrm{MHz}$ |  | -87 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=1800 \mathrm{MHz}$ |  | -80 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=2700 \mathrm{MHz}$ |  | -76 | -72 | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=3600 \mathrm{MHz}$ |  | -75 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=4500 \mathrm{MHz}$ |  | -73 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=5400 \mathrm{MHz}$ |  | -71 |  | dBFS |

## SPECIFICATIONS

Table 11.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}=6300 \mathrm{MHz}$ |  | -69 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=7200 \mathrm{MHz}$ |  | -68 |  | dBFS |
| TWO-TONE IMD3, INPUT AMPLITUDE $1\left(\mathrm{~A}_{\text {IN1 }}\right)=$ INPUT AMPLITUDE $2\left(\mathrm{~A}_{\text {IN2 }}\right)=-7 \mathrm{dBFS}$ |  |  |  |  |
| Input Frequency $1\left(\mathrm{f}_{\mathrm{N}_{1}}\right)=1775 \mathrm{MHz}$ and Input Frequency $2\left(f_{\mathrm{F}_{\mathrm{N} 2}}\right)=1825 \mathrm{MHz}$ |  | -84 |  | dBFS |
| $\mathrm{f}_{\mathrm{N} 1}=2675 \mathrm{MHz}, \mathrm{f}_{\mathrm{N} 2}=2725 \mathrm{MHz}$ |  | -86 |  | dBFS |
| $\mathrm{f}_{\mathrm{N} 1}=3575 \mathrm{MHz}, \mathrm{f}_{\mathrm{N} 2}=3625 \mathrm{MHz}$ |  | -75 |  | dBFS |
| $\mathrm{f}_{\mathrm{N} 1}=5375 \mathrm{MHz}, \mathrm{f}_{\mathrm{N} 2}=5425 \mathrm{MHz}$ |  | -67 |  | dBFS |
| ANALOG BANDWIDTH ${ }^{3}$ |  | 8 |  | GHz |

${ }^{1}$ Noise density is measured at a low analog amplitude and/or frequency where the timing jitter does not degrade the noise floor.
${ }^{2}$ Noise figure is based on a nominal full-scale input power of 4.5 dBm with an input span of $1.475 \mathrm{~V} p-\mathrm{p}$ and $\mathrm{R}_{\mathbb{N}}=100 \Omega$.
${ }^{3}$ Analog input bandwidth is the bandwidth of operation in which the full-scale input frequency response rolls off by -3 dB based on a de-embedded model of the ADC extracted from the measured frequency response on the evaluation board. This bandwidth requires an optimized matching network to achieve this upper bandwidth.

## TIMING SPECIFICATIONS

For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ and $\pm 5 \%$ of nominal supply, unless otherwise noted.
Table 12.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI WRITE OPERATION <br> Maximum SCLK Clock Rate SCLK Clock High SCLK Clock Low SDIO to SCLK Setup Time SCLK to SDIO Hold Time CSB to SCLK Setup Time SCLK to CSB Hold Time | $\mathrm{f}_{\text {SCLK }}, 1 /$ tsCLK <br> $t_{\text {pWH }}$ <br> tpWL <br> $t_{D S}$ <br> $t_{D H}$ <br> ts <br> $\mathrm{t}_{\mathrm{H}}$ | $\begin{aligned} & \text { SCLK }=33 \mathrm{MHz} \\ & \text { SCLK }=33 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 33 \\ & 8 \\ & 8 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{ps} \end{aligned}$ |
| SPI READ OPERATION <br> LSB First Data Format <br> Maximum SCLK Clock Rate <br> SCLK Clock High <br> SCLK Clock Low <br> MSB First Data Format <br> Maximum SCLK Clock Rate <br> SCLK Clock High <br> SCLK Clock Low <br> SDIO to SCLK Setup Time <br> SCLK to SDIO Hold Time <br> CSB to SCLK Setup Time <br> SCLK to SDIO Data Valid Time SCLK to SDO Data Valid Time CSB to SDIO Output Valid to High-Z CSB to SDO Output Valid to High-Z RESETB | $\mathrm{f}_{\text {SCLK }}, 1 / \mathrm{t}_{\text {SCLK }}$ <br> $t_{\text {tpW }}$ <br> $t_{\text {PWL }}$ <br> $\mathrm{f}_{\text {SCLK }} 1 /$ /SCLK <br> tpwh <br> tpwL <br> tDS <br> $t_{D H}$ <br> $\mathrm{t}_{\mathrm{s}}$ <br> tDv <br> tDV_SDO <br> $\mathrm{t}_{\mathrm{z}}$ <br> $\mathrm{t}_{\text {Z }}$ SDO | Minimum hold time to trigger a device reset | $\begin{aligned} & 33 \\ & 8 \\ & 8 \\ & 15 \\ & 15 \\ & 30 \\ & 30 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \\ & 20 \\ & 20 \\ & 20 \\ & 20 \\ & 40 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |

## SPECIFICATIONS

## Timing Diagrams



Figure 1. Timing Diagram for 3-Wire Write Operation


Figure 2. Timing Diagram for 3-Wire Read Operation


Figure 3. Timing Diagram for 4-Wire Read Operation

## ABSOLUTE MAXIMUM RATINGS

Table 13.

| Parameter | Rating |
| :---: | :---: |
| ISET, TDP, TDN | -0.3 V to AVDD2 + 0.3 V |
| VCO_COARSE, VCO_FINE, VCO_VCM, and VCO_VREG | -0.3 V to AVDD2_PLL +0.3 V |
| Rx Input Power (ADCOP, ADCON, ADC1P, and ADC1N) ${ }^{1}$ | 22 dBm |
| VCM0 and VCM1 | -0.3 V to RVDD2 +0.3 V |
| CLKINP and CLKINN | -0.2 V to PLLCLKVDD1 + 0.2 V |
| ADCDRVN and ADCDRVP | -0.2 V to CLKVDD1 + 0.2 V |
| SERDOUTX $\pm$ | -0.2 V to SVDD1 +0.2 V |
| SYSREFP, SYSREFN, and SYNCxINB $\pm$ | -0.2 V to +2.5 V |
| RESETB, RXENx, IRQB_x, CSB, SCLK, SDIO, SDO, TMU_REFN, TMU_REFP, ADCx_SMONO, ADCx_SMON1, ADCx_FDO, ADCx_FD1, and GPIOx | -0.3 V to DVDD1P8 +0.3 V |
| AVDD2, AVDD2_PLL, BVDD2, RVDD2, SVDD2_PLL, and DVDD1P8 | -0.3 V to +2.2 V |
| PLLCLKVDD1, AVDD1, AVDD1_ADC, CLKVDD1, FVDD1, DAVDD1, DVDD1_RT, DCLKVDD1, SVDD1, and SVDD1_PLL | -0.2 V to +1.2 V |
| VNN1 | -1.1 V to +0.2 V |
| Temperature |  |
| Junction ( $\left.\mathrm{T}_{\mathrm{J}}\right)^{2}$ | $120^{\circ} \mathrm{C}$ |
| Storage Range | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| 1 Tested continuously for 1000 hours with $\mathrm{f}_{\mathrm{N}}=4.7 \mathrm{GHz}$ pulsed and continuous tone at maximum allowed $\mathrm{T}_{\mathrm{J}}$. Refer to the UG-1578 user guide, for more information. |  |
| 2 Tested continuously for 1000 hours with tone at maximum allowed $\mathrm{T}_{\mathrm{J}}$. Refer to the information. | $\mathrm{N}_{\mathrm{N}}=4.7 \mathrm{GHz}$ pulsed and continuous UG-1578 user guide, for more |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. The use of appropriate thermal management techniques is recommended to ensure that the maximum $T_{J}$ does not exceed the limits shown in Table 13.
$\theta_{\mathrm{JA}}$ is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.
$\theta_{J C_{-} \text {TOP }}$ is the junction to case, thermal resistance.
$\theta_{\mathrm{JB}}$ is the junction to board, thermal resistance.
Table 14. Simulated Thermal Resistance ${ }^{1}$

| PCB Type | Airflow Velocity (m/sec) | $\theta_{\text {JA }}$ | $\theta_{\text {JC_TOP }}$ | $\theta_{\text {JB }}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| JEDEC 2s2p Board | 0.0 | 14.9 | 0.7 | 1.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1 Thermal resistance values specified are simulated based on JEDEC specifications in compliance with JESD51-12 with the device power equal to 9 W .

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

AD9207
TOP VIEW
(Not to Scale)

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | GND | AVDD2 | GND | GND | NC | NC | GND | GND | ADCON | ADCOP | GND | SYNCiline- | SYncoinb- | SERDOUTO- | SERDOUTO+ | SVDD1 | GND | GND |
| B | DNC | GND | GND | GND | GND | GND | DNC | vcmo | GND | GND | RVDD2 | SYNC1INB+ | SYNCOINB + | GND | GND | SVDD1 | SERDOUT7- | SERDOUT7+ |
| c | DNC | GND | ADCDRVN | ADCDRVP | GND | GND | GND | GND | BVNN2 | BVDD3 | GND | RESETB | DVDD1P8 | SERDOUT1- | SERDOUT1+ | SVDD1 | GND | GND |
| D | GND | AVDD1 | AVDD1 | AVDD1 | GND | FVDD1 | BVDD2 | VNN1 | GND | VDD1 NVG | ADC0 SMON1 | ADC0 SMONO | RXEN1 | GND | GND | SVDD1 | SERDOUT6- | SERDOUT6+ |
| E | GND | AVDD2 | AVDD1 | GND | DAVDD1 | GND | BVDD2 | VNN1 | NVG1 OUT | VNN1 | ADC0_FD1 | ADC0_FD0 | RXEN0 | SERDOUT2- | SERDOUT2+ | SVDD1 | GND | GND |
| F | DNC | GND | AVDD1 | GND | DAVDD1 | GND | GND | GND | DVDD1P8 | DVDD1 | ADC1 SMON1 | ADC1 SMONO | SDIO | GND | GND | SVDD1 | SERDOUT5- | SERDOUT5+ |
| G | DNC | GND | GND | GND | GND | CLKVDD1 | $\begin{gathered} \text { AVDD1 } \\ \text { ADC } \end{gathered}$ | AVDD1 ADC | $\begin{aligned} & \text { TMU } \\ & \text { REFN } \end{aligned}$ | $\begin{aligned} & \text { TMU } \\ & \text { REFP } \end{aligned}$ | ADC1_FD1 | ADC1_FD0 | CSB | SERDOUT3- | SERDOUT3+ | SVDD1 | GND | GND |
| H | GND | AVDD2 | ISET | DNC | GND | GND | GND | GND | DVDD1 | GND | DVDD1 | GND | SCLK | GND | GND | SVDD1 | SERDOUT4- | SERDout4+ |
| J | CLKINP | GND | vco_ FINE | $\begin{aligned} & \text { VCO } \\ & \text { COARSE } \end{aligned}$ | PLLCLKVDD1 | DVDD1_ RT | $\begin{gathered} \text { DVDD1_ } \\ \text { RT } \end{gathered}$ | GND | DVDD1 | GND | DVDD1 | GND | SDO | GND | GND | $\begin{gathered} \text { SVDD1 } \\ \hline \end{gathered}$ | GND | GND |
| K | CLKINN | GND | $\begin{aligned} & \text { VCO } \\ & \text { VRE } \end{aligned}$ | $\begin{aligned} & \text { VCO } \\ & \text { VCM } \end{aligned}$ | DCLKVDD1 | $\begin{gathered} \text { DVDD1_ } \\ \text { RT } \end{gathered}$ | $\begin{gathered} \text { DVDD1_ } \\ \text { RT } \end{gathered}$ | GND | DVDD1 | GND | DVDD1 | GND | GPIO9 | GND | $\begin{gathered} \text { SVDD2_ } \\ \text { PLL } \end{gathered}$ | SVDD1 PLL | GND | GND |
| L | GND | AVDD2 | AVDD2 PLL | DNC | GND | GND | GND | GND | DVDD1 | GND | DVDD1 | GND | GPIO8 | GND | DNC | DNC | DNC | DNC |
| M | DNC | GND | GND | GND | GND | CLKVDD1 | $\begin{gathered} \text { AVDD1 } \\ \text { ADC } \end{gathered}$ | AVDD1 ADC | DVDD1 | GND | DNC | DNC | GPIO7 | DNC | DNC | SVDD1 | GND | GND |
| N | DNC | GND | AVDD1 | GND | DAVDD1 | GND | GND | GND | TDP | TDN | DNC | DNC | GPIO6 | GND | GND | SVDD1 | DNC | DNC |
| P | GND | AVDD2 | AVDD1 | GND | DAVDD1 | GND | BVDD2 | VNN1 | NVG1 OUT | VNN1 | DNC | IRQB_0 | DNC | DNC | DNC | SVDD1 | GND | GND |
| R | GND | AVDD1 | AVDD1 | AVDD1 | GND | FVDD1 | BVDD2 | VNN1 | GND | VDD1_ NVG | DNC | IRQB_1 | DNC | GND | GND | SVDD1 | DNC | DNC |
| T | DNC | GND | SYSREFN | SYSREFP | GND | GND | GND | GND | BVNN2 | BVDD3 | GND | GPIO10 | DVDD1P8 | DNC | DNC | SVDD1 | GND | GND |
| u | DNC | GND | GND | GND | GND | GND | DNC | VCM1 | GND | GND | RVDD2 | DNC | DNC | GND | GND | SVDD1 | DNC | DNC |
| v | GND | AVDD2 | GND | GND | NC | NC | GND | GND | ADC1N | ADC1P | GND | DNC | DNC | DNC | DNC | SVDD1 | GND | GND |


| GND | $\begin{array}{l}\text { ANALOG } \\ \text { GROUND }\end{array}$ | GND | $\begin{array}{l}\text { DIGITAL } \\ \text { GROUND }\end{array}$ | GND | $\begin{array}{l}\text { SERDES } \\ \text { GROUND }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

Figure 4. 324-Ball Pin Configuration

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 15. Pin Function Descriptions

| Pin No. | Mnemonic | Type | Description |
| :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |
| A2, E2, H2, L2, P2, V2 | AVDD2 | Input | Analog 2.0 V Supply Inputs for ADC. |
| L3 | AVDD2_PLL | Input | Analog 2.0 V Supply Input for Clock PLL Linear Dropout Regulator (LDO). |
| D7, E7, P7, R7 | BVDD2 | Input | Analog 2.0 V Supply Inputs for ADC Buffer. |
| B11, U11 | RVDD2 | Input | Analog 2.0 V Supply Inputs for ADC Reference. |
| J5 | PLLCLKVDD1 | Input | Analog 1.0 V Supply Input for Clock PLL. |
| D2 to D4, E3, F3, N3, P3, R2 to R4 | AVDD1 | Input | Analog 1.0 V Supply Inputs for ADC Clock. |
| G7, G8, M7, M8 | AVDD1_ADC | Input | Analog 1.0 V Supply Inputs for ADC. |
| G6, M6 | CLKVDD1 | Input | Analog 1.0 V Supply Inputs for ADC Clock. |
| D6, R6 | FVDD1 | Input | Analog 1.0 V Supply Inputs for ADC Reference. |
| D10, R10 | VDD1_NVG | Input | Analog 1.0 V Supply Inputs for Negative Voltage Generator (NVG) Used to Generate -1 V Output. |
| E9, P9 | NVG1_OUT | Output | Analog -1 V Supply Outputs from NVG. Decouple NVG1_OUT to GND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| D8, E8, E10, P8, P10, R8 | VNN1 | Input | Analog -1 V Supply Inputs for ADC Buffer and Reference. Connect these pins to the adjacent, NVG1_OUT pins. |
| C9, T9, | BVNN2 | Output | Analog -2 V Supply Outputs for ADC Buffer. Decouple each BVNN2 pin to GND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| C10, T10 | BVDD3 | Output | Analog 3 V Supply Output for ADC Buffer. Decouple BVDD3 to GND with $0.1 \mu \mathrm{~F}$ capacitor. |
| E5, F5, N5, P5 | DAVDD1 | Input | Digital Analog 1.0 V Supply Inputs. |
| F10, H9, H11, J9, J11, K9, K11, L9, L11, M9 | DVDD1 | Input | Digital 1.0 V Supply Inputs. |
| J6, J7, K6, K7 | DVDD1_RT | Input | Digital 1.0 Supply Inputs for Retimer Block. |
| K5 | DCLKVDD1 | Input | Digital 1.0 V Clock Generation Supply. |
| A16, B16, C16, D16, E16, F16, G16, H16, M16, N16, P16, R16, T16, U16, V16 | SVDD1 | Input | Digital 1.0 V Supply Inputs for SERDES Deserializer and Serializer. |
| K15 | SVDD2_PLL | Input | Digital 2.0 V Supply Input for SERDES LDO. |
| J16, K16 | SVDD1_PLL | Input | Digital 1.0 V Supply Inputs for SERDES Clock Generation and PLL. |
| C13, F9, T13 | DVDD1P8 | Input | Digital Interface and Temperature Monitoring Unit (TMU) Supply Inputs (Nominal 1.8 V ). |
| A1, A3, A4, A7, A8, A11, A17, A18, B2 to $B 6, B 9, B 10, B 14, B 15, C 2, C 5$ to C8, C11, C17, C18, D1, D5, D9, D14, D15, E1, E4, E6, E17, E18, F2, F4, F6 to F8, F14, F15, G2 to G5, G17, G18, H1, H5 to H8, H10, H12, H14, H15, J2, J8, J10, J12, J14, J15, J17, J18, K2, K8, K10, K12, K14, K17, K18, L1, L5 to L8, L10, L12, L14, M2 to M5, M10, M17, M18, N2, N4, N6 to N8, N14, N15, P1, P4, P6, P17, P18, R1, R5, R9, R14, R15, T2, T5 to $\mathrm{T} 8, \mathrm{~T} 11, \mathrm{~T} 17, \mathrm{~T} 18, \mathrm{U} 2$ to $\mathrm{U} 6, \mathrm{U} 9, \mathrm{U} 10, \mathrm{U} 14$, U15, V1, V3, V4, V7, V8, V11, V17, V18 | GND | Input/ output | Ground References. |
| ANALOG OUTPUTS |  |  |  |
| H3 | ISET | Output | Bias Current Setting Pin. Connect this pin with a $5 \mathrm{k} \Omega$ resistor to GND . |
| C4, C3 | ADCDRVP, ADCDRVN | Output | ADC Clock Output Options. These pins are disabled by default. |
| B8, U8 | VCM0, VCM1 | Output | ADC Buffer Common-Mode Output Voltage. Decouple this pin to GND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| K3 | VCO_VREG | Output | PLL LDO Regulator Output. Decouple this pin to GND with a $2.2 \mu \mathrm{~F}$ capacitor. |
| G9 | TMU_REFN | Output | TMU ADC Negative Reference. Connect this pin to GND. |
| G10 |  | Output | TMU ADC Positive Reference. Connect this pin to DVDD1P8. |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 15. Pin Function Descriptions


## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

## Table 15. Pin Function Descriptions



## TYPICAL PERFORMANCE CHARACTERISTICS

## ADC

Nominal supplies, sampling rate $=6$ GSPS with DAC clock frequency $\left(f_{c L K}\right)=12 \mathrm{GHz}$ direct RF clock, full bandwidth mode operation (no decimation), $\mathrm{T}_{\mathrm{J}}=80^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$, 128 kFFT sample with five averages, and $\mathrm{A}_{\mathbb{N}}=-1 \mathrm{dBFS}$, unless otherwise noted.


Figure 5. Single-Tone FFT at $f_{I_{N}}=450 \mathrm{MHz}$


Figure 6. Single-Tone FFT at $f_{I N}=900 \mathrm{MHz}$


Figure 7. Single-Tone FFT at $f_{I N}=1.8 \mathrm{GHz}$


Figure 8. Single-Tone SNR and SFDR vs. $A_{I_{N}}$ at $f_{I_{N}}=450 \mathrm{MHz}$


Figure 9. Single-Tone SNR and SFDR vs. $A_{I N}$ at $f_{I N}=900 \mathrm{MHz}$


Figure 10. Single-Tone SNR and SFDR vs. $A_{I N}$ at $f_{I N}=1.8 \mathrm{GHz}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 11. Single-Tone FFT at $f_{f_{N}}=2.7 \mathrm{GHz}$


Figure 12. Single-Tone FFT at $f_{I N}=3.6 \mathrm{GHz}$


Figure 13. Single-Tone FFT at $f_{I N}=4.5 \mathrm{GHz}$


Figure 14. Single-Tone SNR and SFDR vs. $A_{I N}$ at $f_{I N}=2.7 \mathrm{GHz}$


Figure 15. Single-Tone SNR and SFDR vs. $A_{I N}$ at $f_{I N}=3.6 \mathrm{GHz}$

今

Figure 16. Single-Tone SNR and SFDR vs. $A_{I N}$ at $f_{I N}=4.5 \mathrm{GHz}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 17. Single-Tone FFT at $f_{I N}=5.4 \mathrm{GHz}$


Figure 18. Single-Tone FFT at $f_{I N}=6.3 \mathrm{GHz}$


Figure 19. Single-Tone FFT at $f_{I_{N}}=7.2$ GHz


Figure 20. Single-Tone SNR and SFDR vs. $A_{I N}$ at $f_{I N}=5.4 \mathrm{GHz}$


Figure 21. Single-Tone SNR and SFDR vs. $A_{I N}$ at $f_{I N}=6.3 \mathrm{GHz}$


Figure 22. Single-Tone SNR and SFDR vs. $A_{I N}$ at $f_{I N}=7.2 \mathrm{GHz}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 23. Two-Tone FFT, $f_{I N 1}=1.775 \mathrm{GHz}, f_{I N 2}=1.825 \mathrm{GHz}$, and $A_{I N 1}$ and $A_{\text {IN2 }}=-7 \mathrm{dBFS}$ (Note That IMD3L and IMD3H Are the Lower and Higher IMD3 Product Components in dBFS)


Figure 24. Two-Tone FFT, $f_{\mathcal{N}_{1} 1}=2.675 \mathrm{GHz}, f_{N N 2}=2.725 \mathrm{GHz}$, and $A_{\text {IN } 1}$ and $A_{\text {IN2 }}=-7 d B F S$


Figure 25. Two-Tone FFT, $f_{I N 1}=3.575 \mathrm{GHz}, f_{I N 2}=3.625 \mathrm{GHz}$, and $A_{I N 1}$ and $A_{I N 2}=-7 d B F S$


Figure 26. Two-Tone IMD3 vs. $A_{I N}$ with $f_{\mathcal{N} 1}=1.775 \mathrm{GHz}, f_{I N 2}=1.825 \mathrm{GHz}$


Figure 27. Two-Tone IMD3 vs. $A_{I N}$ with $f_{I_{N} 1}=2.675 \mathrm{GHz}$ and $f_{I_{N} 2}=2.725 \mathrm{GHz}$


Figure 28. Two-Tone IMD3 vs. $A_{I N}$ with $f_{I_{N} 1}=3.575 \mathrm{GHz}$ and $f_{I_{N} 2}=3.625 \mathrm{GHz}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 29. Two-Tone FFT, $f_{\mathrm{I}_{1} 1}=5.375 \mathrm{GHz}, f_{\mathrm{f}_{2}}=5.425 \mathrm{GHz}$, and $A_{\text {IN } 1}$ and $A_{\text {IN } 2}=-7 \mathrm{dBFS}$


Figure 30. SNR vs. Frequency with $A_{I N}=-1$ dBFS Between Direct External RF Clock $=6 \mathrm{GHz}$ and PLL Clock (CLK_PLL) Multiplier Enabled with Reference Input of 125 MHz


Figure 31. Two-Tone IMD3 vs. $A_{I N}$ with $f_{f_{N 1}}=5.375 \mathrm{GHz}$ and $f_{f_{N 2}}=5.425 \mathrm{GHz}$


Figure 32. SFDR vs. Frequency with $A_{I N}=-1$ dBFS Between Direct External RF Clock $=6 \mathrm{GHz}$ and PLL Clock (CLK_PLL) Multiplier Enabled with Reference Input of 125 MHz


Figure 33. SNR vs. Input Frequency with $A_{I N}=-1 \mathrm{dBFS}$


Figure 34. Measured ADC Input Bandwidth on the AD9082-FMCA-EBZ (No Matching Network)

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 35. Harmonics (HD2 and HD3) vs. Input Frequency with $A_{I N}=-1 d B F S$


Figure 36. HD2 and HD3 vs. Sample Frequency ( $f_{S}$ ), $f_{I N}=450 \mathrm{MHz}$, $A_{I_{N}}=-1 \mathrm{dBFS}, f_{S}=2$ GSPS to 6 GSPS


Figure 37. SNR and SFDR vs. Sample Frequency, $f_{N}=450 \mathrm{MHz}$, $A_{\text {IN }}=-1 \mathrm{dBFS}, f_{S}=2$ GSPS to 6 GSPS


Figure 38. SFDR and SNR vs. Junction Temperature, $f_{I_{N}}=1.8 \mathrm{GHz}$, $A_{I N}=-1 \mathrm{dBFS}$


Figure 39. Power vs. Junction Temperature, $f_{I N}=1.8 \mathrm{GHz}, A_{I N}=-1 \mathrm{dBFS}$


Figure 40. HD2 and HD3 vs. Sample Frequency, $f_{N}=3450 \mathrm{MHz}$, $A_{I N}=-1 \mathrm{dBFS}, f_{S}=2$ GSPS to 6 GSPS

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 41. Harmonics vs. Junction Temperature, $f_{I N}=1.8 \mathrm{GHz}, A_{I N}=-1 \mathrm{dBFS}$


Figure 42. SNR and SFDR vs. Sample Frequency, $f_{I N}=3450 \mathrm{MHz}$, $A_{I N}=-1 \mathrm{dBFS}, f_{S}=2$ GSPS to 6 GSPS AIN


Figure 43. Input Referred Noise Histogram

## THEORY OF OPERATION

The AD9207 is a highly integrated, $28 \mathrm{~nm}, \mathrm{RF}, 2$-channel, 12 -bit, 6 GSPS ADC (see the Functional Block Diagram section). To enable wide bandwidth operation, a high linearity, $100 \Omega$ differential buffer with overload protection is used to isolate the ADC core from the RF ADC driver source. An on-chip clock multiplier can be used to synthesize the RF DAC and ADC clocks or an external clock can be applied.

Flexible receive DSP paths are available to downsample the desired intermediate frequency (IF) or RF signal(s) to lower the required interface rates and efficiently align with bandwidth requirements. The channelizer datapath enables efficient data transfer to allow multiband applications where up to eight unique RF bands are supported. The receive DSP paths are symmetric and consist of four coarse DDC blocks in the main datapath along with eight fine DDC blocks in the channelizer datapath. Each DDC block includes multiple decimation stages and a 48 -bit NCO that is configurable for integer mode or fractional mode of operation. The NCO in each block supports FFH and can be controlled using the GPIOx pins. The DDC blocks and the datapaths are fully bypassable to enable Nyquist operation.

Various auxiliary DSP features facilitate an improved system integration. The datapaths include adjustable delay lines to compensate for mismatch in channel delay paths that can occur external to the device. The receive datapath includes a flexible
programmable 192-tap PFIR filter. This filter can be allocated across one or more ADCs for receive equalization with support for four different profiles. Profiles can be selected using the GPIOx pins. The receive datapath also includes a fast and slow signal detection capability in support of the AGC. The datapaths also include features to reduce power consumption in time division duplex (TDD) applications. In addition, all auxiliary DSP features are fully bypassable.

The data formatting of the datapaths can be real or complex (I/Q) with selectable resolutions of $8,12,16$, and 24 bits depending on the JESD204B or the JESD204C mode.

An 8-lane JESD204 transmitter port is available to support the high data throughput rates on the receive datapaths. The transmit port supports JESD204C up to 24.75 Gbps lane rates or JESD204B up to 15.5 Gbps lane rates. The JESD204 data link layer is highly flexible to allow lane count (or rate) adjustment required to support a target link throughput. An external alignment signal (SYSREF) can be used to guarantee deterministic latency and phase alignment and to aid in multichip synchronization.
An on-chip TMU can be used to measure and read out the die temperature (via the SPI port), to guarantee better thermal stability during system operation.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-275-KKAB-1
Figure 44. 324-Ball Ball Grid Array, Thermally Enhanced [BGA_ED]
(BP-324-3)
Dimensions Shown in Millimeters
Updated: September 14, 2021
ORDERING GUIDE

|  |  |  |  | Package |
| :--- | :--- | :--- | :--- | :--- |
| Model $^{1}$ | Temperature Range | Package Description | Packing Quantity | Option |
| AD9207BBPZ-6G | $-40^{\circ} \mathrm{Cto}+120^{\circ} \mathrm{C}$ | $324-$ Ball BGA_ED $(15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 1.58 \mathrm{~mm})$ | Tray, 126 | BP-324-3 |
| AD9207BBPZRL-6G | $-40^{\circ} \mathrm{Cto}+120^{\circ} \mathrm{C}$ | $324-$ Ball BGA_ED $(15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 1.58 \mathrm{~mm})$ | Reel, 1000 | BP-324-3 |

1 Z = RoHS Compliant Part.

## EVALUATION BOARDS

| Model | Description |
| :--- | :--- |
| AD9082-FMCA-EBZ ${ }^{1}$ | AD9207 Evaluation Board with High Performance Analog Network |

[^1]
[^0]:    ${ }^{1}$ Measured with a differential $100 \Omega$ load and less than 2 mm of $P C B$ trace from the package ball.

[^1]:    1 The AD9082-FMCA-EBZ is used to evaluate the AD9207.

