# 12-Bit, 4 GSPS, JESD204B/JESD204C Quad ADC 

## FEATURES

- Flexible, reconfigurable common platform design
- Supports single-, dual-, and quad-band
- Datapaths and DSP blocks are fully bypassable
- On-chip PLL with multichip synchronization
- External RF clock input option for off-chip PLL
- Supports clock input frequencies up to 12 GHz
- Maximum ADC sample rate up to 4 GSPS
- Maximum data rate up to 4 GSPS using JESD204C
- 8 GHz analog input bandwidth ( -3 dB )
- ADC ac performance at 4 GSPS
- Differential input voltage: 1.4 V p-p
- Noise density: - $151.5 \mathrm{dBFS} / \mathrm{Hz}$
- HD2: -69 dBFS at 2.7 GHz ( $\mathrm{A}_{\text {IN }}$ at -1 dBFS )
- HD3: -76 dBFS at 2.7 GHz ( $\mathrm{A}_{\text {IN }}$ at -1 dBFS )
- Worst other (excluding HD2 and HD3): -79 dBFS at 2.7 GHz
- Versatile digital features
- Selectable decimation filters
- Configurable DDCs
- 8 fine complex DDCs and 4 coarse complex DDCs
- 48-bit NCO per DDC
- Programmable 192-tap PFIR filter for receive equalization
- Supports 4 different profile settings loaded via GPIO
- Programmable delay per datapath
- Receive AGC support
- Fast detect with low latency for fast AGC control
- Signal monitor for slow AGC control
- Dedicated AGC support pins
- Auxiliary features
- Phase coherent fast frequency hopping
- ADC clock driver with selectable divide ratios
- On-chip temperature monitoring unit
- Flexible GPIOx pins
- SERDES JESD204B/JESD204C interface, 8 lanes up to 24.75 Gbps
- 8 lanes JESD204B/JESD204C Tx (JTx)
- Supports real or complex digital data (8-, 12-, 16-, or 24-bit)
- $15 \mathrm{~mm} \times 15 \mathrm{~mm}, 324$-ball BGA_ED with 0.80 mm pitch


## APPLICATIONS

- Wireless communications infrastructure
- Microwave point to point, E-band and 5G mmWave
- Broadband communications systems
- DOCSIS 3.1 and 4.0 CMTS
- Phased array radar and electronic warfare
- Electronic test and measurement systems

GENERAL DESCRIPTION
The AD9209 is a quad, 12-bit, 4 GSPS analog-to-digital converter (ADC). The ADC input features an on-chip wideband buffer with overload protection. This device is designed to support applications capable of direct sampling wideband signals up to 8 GHz . An on-chip, low phase noise, phase-locked loop (PLL) clock synthesizer is available to generate the ADC sampling clock, simplifying the printed circuit board (PCB) distribution of a high frequency clock signal. A clock output buffer is available to transmit the ADC sampling clock to other devices.

The quad ADC cores have code error rates (CER) better than $1 \times 10^{-20}$. Low latency fast detection and signal monitoring are available for automatic gain control (AGC) purposes. A flexible 192-tap programmable finite impulse response filter (PFIR) is available for digital filtering and/or equalization. Programmable integer and fractional delay blocks support compensation for analog delay mismatches.

The digital signal processing (DSP) block consisting of two coarse digital down converters (DDCs) and four fine DDCs per pair of ADCs. Each ADC can operate with one or two main DDC stages in support of multiband applications. The four additional fine DDC stages are available to support up to four bands per ADC The 48-bit numerically controlled oscillators (NCOs) associated with each DDC support fast frequency hopping (FFH) while maintaining synchronization with up to 16 unique frequency assignments selected via the general-purpose input and output (GPIOx) pins or the serial port interface (SPI).

The AD9209 supports one or two JTx links that can be configured for either JESD204B or JESD204C subclass operation, thus allowing for different datapath configurations for each ADC. Multidevice synchronization is supported through the SYSREF士 input pins.

See the Outline Dimensions section and the Ordering Guide section for more information.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description. ..... 1
Functional Block Diagram .....  3
Specifications ..... 4
Recommended Operating Conditions ..... 4
Power Consumption ..... 4
ADC DC Specifications ..... 5
Clock Inputs and Outputs ..... 5
Clock Input and Phase-Locked Loop (PLL)
Frequency Specifications ..... 6
ADC Sample Rate Specifications ..... 6
JESD204B and JESD204C Interface ..... 7
CMOS Pin Specifications ..... 8
ADC AC Specifications. ..... 8
Timing Specifications ..... 10
Absolute Maximum Ratings ..... 13
Thermal Resistance ..... 13
ESD Caution ..... 13
Pin Configuration and Function Descriptions ..... 14
Typical Performance Characteristics ..... 18
ADC. ..... 18
Theory of Operation. ..... 25
Applications Information ..... 26
Outline Dimensions ..... 27
Ordering Guide ..... 27
Evaluation Boards ..... 27

## REVISION HISTORY

## 6/2021—Revision 0: Initial Version

## FUNCTIONAL BLOCK DIAGRAM



Figure 1. Functional Block Diagram

## SPECIFICATIONS

## RECOMMENDED OPERATING CONDITIONS

Refer to UG-1578 user guide for more information on device initialization.
Table 1.

| Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| OPERATING JUNCTION TEMPERATURE (TJ) |  |  | 120 | ${ }^{\circ} \mathrm{C}$ |
| ANALOG SUPPLY VOLTAGE RANGE |  |  |  |  |
| AVDD2, BVDD2, RVDD2 | 1.9 | 2.0 | 2.1 | V |
| AVDD1, AVDD1_ADC, CLKVDD1, FVDD1, VDD1_NVG1 | 0.95 | 1.0 | 1.05 | V |
| DIGITAL SUPPLY VOLTAGE RANGE | 0.95 | 1.0 | 1.05 | V |
| DVDD1, DVDD1_RT, DCLKVDD1, DAVDD1 | 1.7 | 1.8 | 2.1 | V |
| DVDD1P8 | 1.9 | 2.0 | 2.1 | V |
| SERIALIZER AND DESERIALIZER (SERDES) SUPPLY VOLTAGE RANGE | 0.95 | 1.0 | 1.05 | V |
| SVDD2_PLL |  |  |  |  |
| SVDD1, SVDD1_PLL |  |  |  |  |

## POWER CONSUMPTION

Typical at nominal supplies and maximum at $5 \%$ supplies. For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}$ varies between $-40^{\circ} \mathrm{C}$ and $+120^{\circ} \mathrm{C}$. For the typical values, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, which corresponds to $\mathrm{T}_{\mathrm{J}}=80^{\circ} \mathrm{C}$ unless otherwise noted.

ADC datapath with DDCs bypassed (no decimation) and $f_{\text {ADC }}$ of 4 GSPS . JESD204C mode of $27 \mathrm{C}(\mathrm{L}=8, \mathrm{M}=4, F=3, S=4, \mathrm{~K}=256, \mathrm{E}=3$, $N=12, N P=12$ ).
See the UG-1578 user guide for further information on the JESD204B and JESD204C mode configurations, and a detailed description of the settings referenced throughout this data sheet.
Table 2. Power Consumption

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENTS |  |  |  |  |  |
| AVDD2 ( $\mathrm{I}_{\text {AVD2 }}$ ) | 2.0 V supply |  | 10.1 | 20.7 | mA |
| BVDD2 ( livDD2 $)+\mathrm{RVDD2}$ ( $\left.\mathrm{l}_{\text {RVDD2 }}\right)$ | 2.0 V supply |  | 292.5 | 347.6 | mA |
| AVDD2_PLL ( lavdon $_{\text {_PLL }}$ ) + SVDD2_PLL ( ${ }_{\text {SVVD2_PLL }}$ ) | 2.0 V supply |  | 45.6 | 54.8 | mA |
| Power Dissipation for 2 V Supplies | 2.0 V supply total power dissipation |  | 0.70 | 0.85 | W |
| PLLCLKVDD1 (IpllclkVdo1) | 1.0 V supply |  | 6.6 | 12.1 | mA |
| AVDD1 ( $\mathrm{I}_{\text {AVD11 }}$ ) + DCLKVDD1 ${ }_{\left(l_{\text {dLLKVDD1 }}\right)}$ | 1.0 V supply |  | 123.1 | 242.4 | mA |
| AVDD1_ADC ( $\mathrm{I}_{\text {AVDD1_ADC }}$ ) | 1.0 V supply |  | 1840.4 | 2157 | mA |
| CLKVDD1 (IClkVDD1) | 1.0 V supply |  | 65.3 | 115.2 | mA |
| FVDD1 (lividi) | 1.0 V supply |  | 46.2 | 69.8 | mA |
| VDD1_NVG (lvDD1_NVG) | 1.0 V supply |  | 279.2 | 342.4 | mA |
| DAVDD1 ( $\mathrm{I} A V D \mathrm{D} 1$ ) | 1.0 V supply |  | 55.1 | 149.9 | mA |
| DVDD1 (lovDD1) | 1.0 V supply |  | 860 | 1648.7 | mA |
| DVDD1_RT (lovDD1_RT) | 1.0 V supply |  | 560.7 | 690.7 | mA |
| SVDD1 ( ${ }_{\text {SVDD1 }}$ ) + SVDD1_PLL ( $\mathrm{ISVDD1}^{\text {PlLL }}$ ) | 1.0 V supply |  | 929.4 | 1334.9 | mA |
| Power Dissipation for 1 V Supplies | 1.0 V supply total power dissipation |  | 4.77 | 6.77 | W |
| DVDD1P8 (1 $\mathrm{l}_{\text {VDD1P8 }}$ ) | 1.8 V supply |  | 1.9 | 3 | mA |
| Total Power Dissipation | Total power dissipation of 2 V and 1 V supplies |  | 5.47 | 7.61 | W |

## SPECIFICATIONS

## ADC DC SPECIFICATIONS

ADC setup in 4 GSPS, full bandwidth mode (all digital downconverters bypassed). For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$, and for the typical values, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, which corresponds to $\mathrm{T}_{\mathrm{J}}=80^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3. ADC DC Specifications

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC RESOLUTION |  | 12 |  |  | Bit |
| ADC ACCURACY <br> No Missing Codes <br> Offset Error <br> Offset Matching <br> Gain Error <br> Gain Matching <br> DNL <br> INL |  |  | Guaranteed -0.20 0.05 -0.71 1.2 $\pm 1.9$ $\pm 0.5$ |  | $\begin{aligned} & \text { \% FSR } \\ & \% \text { FSR } \\ & \% \text { FSR } \\ & \% \text { FSR } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| ADC ANALOG INPUTS <br> Differential Input Voltage <br> Full-Scale Sine Wave Input Power <br> Common-Mode Input Voltage (VCMIN) <br> Differential Input Resistance <br> Differential Input Capacitance Return Loss | ADCxP and ADCxN <br> Input power level resulting 0 dBFS tone level on fast Fourier transform (FFT) <br> AC-coupled, equal to voltage at VCMx for the ADCxP or ADCxN input <br> $<2.7 \mathrm{GHz}$ <br> 2.7 GHz to 3.8 GHz <br> 3.8 GHz to 5.4 GHz |  | $\begin{aligned} & 1.4 \\ & 3.9 \\ & 1 \\ & 100 \\ & 0.4 \\ & -4.3 \\ & -3.6 \\ & -2.9 \end{aligned}$ |  | V p-p <br> dBm <br> V <br> $\Omega$ <br> pF <br> dB <br> dB <br> dB |

## CLOCK INPUTS AND OUTPUTS

For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ and $\pm 5 \%$ of nominal supply, unless otherwise noted.

## Table 4. Clock Inputs and Outputs

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUTS | CLKINP and CLKINN |  |  |  |  |
| Differential Input Power | Direct RF clock |  |  |  |  |
| Minimum |  |  |  | 0 | dBm |
| Maximum |  |  |  | 6 | dBm |
| Common-Mode Voltage | AC-coupled |  |  | 0.5 | V |
| Differential Input Resistance |  |  |  | 100 | $\Omega$ |
| Differential Input Capacitance |  |  |  | 0.3 | pF |
| CLOCK OUTPUTS (ADC CLOCK DRIVER) | ADCDRVP and ADCDRVN |  |  |  |  |
| Differential Output Voltage Magnitude ${ }^{1}$ | 1.5 GHz |  |  | 740 | mV p-p |
|  | 2.0 GHz |  |  | 690 | $m \vee p-p$ |
|  | 3.0 GHz |  |  | 640 | mVp-p |
| Differential Output Resistance |  |  |  | 100 | $\Omega$ |
| Common-Mode Voltage | AC-coupled |  |  | 0.5 | V |

[^0]
## SPECIFICATIONS

## CLOCK INPUT AND PHASE-LOCKED LOOP (PLL) FREQUENCY SPECIFICATIONS

For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ and $\pm 5 \%$ of nominal supply, unless otherwise noted.
Table 5.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUTS (CLKINP, CLKINN) FREQUENCY RANGES |  | 25 |  | 12000 | MHz |
| PHASE FREQUENCY DETECTOR (PFD) INPUT FREQUENCY RANGES |  | 25 |  | 750 | MHz |
| FREQUENCY RANGES ACCORDING TO CLOCK PATH CONFIGURATION <br> Direct Clock (PLL Off) <br> PLL Reference Clock (PLL On) | M divider set to divide by 1 <br> M divider set to divide by 2 <br> M divider set to divide by 3 <br> M divider set to divide by 4 | $\begin{array}{\|l} 2900 \\ 25 \\ 50 \\ 75 \\ 100 \end{array}$ |  | $\begin{aligned} & 12000 \\ & 750 \\ & 1500 \\ & 2250 \\ & 3000 \end{aligned}$ | MHz <br> MHz <br> MHz <br> MHz <br> MHz |
| PLL VOLTAGE CONTROLLED OSCILLATOR (VCO) FREQUENCY RANGES <br> VCO Output <br> Divide by 1 <br> Divide by 2 <br> Divide by 3 <br> Divide by 4 | D divider set to divide by 1 <br> D divider set to divide by 2 <br> D divider set to divide by 3 <br> D divider set to divide by 4 | $\begin{array}{\|l} 5.8 \\ 2.9 \\ 1.93333 \\ 1.45 \end{array}$ |  | $\begin{aligned} & 12 \\ & 6 \\ & 4 \\ & 3 \end{aligned}$ | GHz <br> GHz <br> GHz <br> GHz |

## ADC SAMPLE RATE SPECIFICATIONS

Nominal supplies. For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ and $\pm 5 \%$ of nominal supply. For the typical values, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, which corresponds to $\mathrm{T}_{j}=80^{\circ} \mathrm{C}$, unless otherwise noted.

Table 6. ADC Sample Rate Specifications

| Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| ADC SAMPLE RATE |  |  |  |  |
| Minimum |  |  | 1.45 |  |
| Maximum | 4 |  | GSPS |  |
| Aperture Jitter ${ }^{2}$ |  | 65 | GSPS |  |

1 Pertains to the update rate of the ADC core, independent of the datapath and JESD204 mode configuration.
${ }^{2}$ Measured using a signal-to-noise ratio (SNR) degradation method with the DAC disabled, clock divider $=1$, ADC frequency $\left(f_{A D C}\right)=4$ GSPS, and input frequency $\left(f_{\mathbb{N}}\right)=$ 5.55 GHz .

## SPECIFICATIONS

## JESD204B AND JESD204C INTERFACE ELECTRICAL AND SPEED SPECIFICATIONS

Nominal supplies. For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ and $\pm 5 \%$ of nominal supply, and for the typical values, $\mathrm{T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}$, which corresponds to $\mathrm{T}_{\mathrm{J}}=80^{\circ} \mathrm{C}$, unless otherwise noted.

Table 7. Serial Interface Rate Specifications

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| JESD204B SERIAL INTERFACE RATE | Serial lane rate (bit repeat option disabled) | 1.0 | 15.5 | Gbps |  |
| Unit Interval |  | 64.5 | 1000.0 | ps |  |
| JESD204C SERIAL INTERFACE RATE | Serial lane rate (bit repeat option disabled) | 6.0 | 24.75 | Gbps |  |
| Unit Interval |  | 40.4 | 166.67 | ps |  |

Table 8. JESD204 Transmitter (JTx) Electrical Specifications

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| JESD204x DATA OUTPUTS <br> Logic Compliance Differential Output Voltage Differential Termination Impedance Rise Time, $\mathrm{t}_{\mathrm{R}}$ Fall Time, $t_{F}$ | SERDOUTx $\pm$, where $x=0$ to 7 <br> Maximum strength <br> $20 \%$ to $80 \%$ into $100 \Omega$ load <br> $20 \%$ to $80 \%$ into $100 \Omega$ load | 80 | $\begin{aligned} & \text { JESD20 } \\ & 675 \\ & 108 \\ & 18 \\ & 18 \end{aligned}$ | pliant $120$ | $\begin{aligned} & m \vee p-p \\ & \Omega \\ & \text { ps } \\ & \text { ps } \end{aligned}$ |
| SYNCXINB $\pm$ INPUT ${ }^{1}$ <br> Logic Compliance Differential Input Voltage Input Common-Mode Voltage $\mathrm{R}_{\mathrm{N}}$ (Differential) Input Capacitance (Differential) | Where $\mathrm{x}=0$ or 1 <br> DC-coupled <br> 18 <br> 1 | 240 | $\begin{aligned} & 0.7 \\ & 0.675 \\ & 18 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1900 \\ & 2 \end{aligned}$ | $\begin{aligned} & m \vee p-p \\ & V \\ & k \Omega \\ & p F \end{aligned}$ |
| SYNCxINB+ INPUT | CMOS ${ }^{3}$ input option | Refer to CMOS Pin Specifications |  |  |  |

1 IEEE 1596.3 standard LVDS compatible.
2 LVDS means low voltage differential signaling.
${ }^{3}$ CMOS means complementary metal-oxide semiconductor.
Table 9. SYSREF Electrical Specifications

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYSREFP AND SYSREFN INPUTS |  | LVDS/LVPECL¹ |  |  |  |
| Logic Compliance |  |  |  |  |  |
| Differential Input Voltage |  |  | 0.7 | 1.9 | $\checkmark \mathrm{p}-\mathrm{p}$ |
| Input Common-Mode Voltage Range | DC-coupled |  | 0.675 | 2 | V |
| Input Reference, $\mathrm{R}_{\text {IN }}$ (Differential) |  |  | 100 |  | $\Omega$ |
| Input Capacitance (Differential) |  |  | 1 |  | pF |

1 LVPECL means low voltage positive/pseudo emitter-coupled logic.

## SPECIFICATIONS

## CMOS PIN SPECIFICATIONS

For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}, 1.7 \mathrm{~V} \leq \mathrm{DVDD1P8} \leq 2.1 \mathrm{~V}$, other supplies nominal, unless otherwise noted.
Table 10.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS <br> Logic 1 Voltage Logic 0 Voltage Input Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | SDIO, SCLK, CSB, RESETB, RXEN0, RXEN1, SYNCOINB $\pm$, SYNC1INB $\pm$, and GPIOX | $\begin{aligned} & 0.70 \times \text { DVDD1P8 } \\ & 40 \\ & \hline \end{aligned}$ |  | $0.3 \times$ DVDD1P8 | $\begin{aligned} & V \\ & V \\ & \mathrm{k} \Omega \end{aligned}$ |
| OUTPUTS <br> Logic 1 Voltage Logic 0 Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{LL}} \end{aligned}$ | SDIO, SDO, GPIOx, ADCx_FDx, ADCx_SMONx, 4 mA load | DVDD1P8-0.45 |  | 0.45 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| INTERRUPT OUTPUTS <br> Logic 1 Voltage <br> Logic 0 Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | IRQB_0 and IRQB_1, pull-up resistor of $5 \mathrm{k} \Omega$ to DVDD1P8 | 1.35 |  | 0.48 |  |

## ADC AC SPECIFICATIONS

Nominal supplies with $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Input amplitude $\left(\mathrm{A}_{\mathbb{N}}\right)=-1 \mathrm{dBFS}$, full bandwidth (no decimation) mode. For the minimum and maximum values, $T_{J}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$. Specifications represent average of four ADC channels. See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.

Table 11.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| NOISE DENSITY ${ }^{1}$ |  | -151.2 |  | dBFS/Hz |
| NOISE FIGURE ${ }^{2}$ |  | 26.8 |  | dB |
| CODE ERROR RATE (CER) |  | $1 \times 10^{-20}$ |  | Errors |
| SIGNAL-TO-NOISE RATIO (SNR) $\begin{aligned} & \mathrm{f}_{\mathrm{N}}=450 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=900 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=1800 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=2700 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=3600 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=4500 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=5400 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=6300 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=7200 \mathrm{MHz} \end{aligned}$ | 53.5 | 58.1 <br> 57.8 <br> 58.1 <br> 55.9 <br> 54.9 <br> 53.5 <br> 52.9 <br> 52.9 <br> 50.8 |  | dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS |
| SIGNAL-TO-NOISE-AND-DISTORTION (SINAD) $\begin{aligned} & \mathrm{f}_{\mathrm{N}}=450 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=900 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=1800 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=2700 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=3600 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=4500 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=5400 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=6300 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=7200 \mathrm{MHz} \end{aligned}$ | 52.4 | 57.0 <br> 57.4 <br> 56.3 <br> 54.5 <br> 52.9 <br> 51.2 <br> 49.3 <br> 47.5 <br> 45.8 |  | dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS |

## SPECIFICATIONS

Table 11.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| EFFECTIVE NUMBER OF BITS (ENOB) | 8.4 | $\begin{aligned} & 9.3 \\ & 9.3 \\ & 9.1 \\ & 8.8 \\ & 8.5 \\ & 8.2 \\ & 7.9 \\ & 7.6 \\ & 7.3 \end{aligned}$ |  | Bits <br> Bits <br> Bits <br> Bits <br> Bits <br> Bits <br> Bits <br> Bits <br> Bits |
| SECOND-ORDER HARMONIC DISTORTION (HD2) $\begin{aligned} & f_{\mathrm{f}}=450 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=900 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=1800 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=2700 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=3600 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=4500 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=5400 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=6300 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=7200 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -89 \\ & -80 \\ & -76 \\ & -69 \\ & -63 \\ & -57 \\ & -55 \\ & -49 \\ & -47 \end{aligned}$ | -54 | dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS |
| THIRD-ORDER HARMONIC DISTORTION (HD3) |  | $\begin{aligned} & -79 \\ & -79 \\ & -78 \\ & -76 \\ & -77 \\ & -65 \\ & -61 \\ & -59 \\ & -56 \end{aligned}$ | -62 | dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS |
| WORST OTHER, EXCLUDING HD2, HD3, AND INTERLEAVING SPURS $\begin{aligned} & f_{\mathrm{f}}=450 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=900 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=1800 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=2700 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=3600 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=4500 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=5400 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=6300 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=7200 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -86 \\ & -85 \\ & -84 \\ & -83 \\ & -81 \\ & -79 \\ & -78 \\ & -76 \\ & -75 \\ & \hline \end{aligned}$ | -68 | dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS |
| $\begin{aligned} & \text { INTERLEAVING SPUR }\left(f_{\mathbb{N}} \pm f_{\mathcal{S}} / 2\right)^{3} \\ & f_{\mathbb{N}}=450 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=900 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{N}}=1800 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=2700 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=3600 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=4500 \mathrm{MHz} \\ & \mathrm{f}_{\mathbb{N}}=5400 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & -91 \\ & -91 \\ & -88 \\ & -87 \\ & -86 \\ & -84 \\ & -81 \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS <br> dBFS |

## SPECIFICATIONS

Table 11.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}=6300 \mathrm{MHz}$ |  | -80 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=7200 \mathrm{MHz}$ |  | -80 |  | dBFS |
| DIGITAL COUPLING SPUR ( $\left.\mathrm{f}_{\mathbb{N}} \pm \mathrm{f}_{\mathrm{S}} / 4\right)$ |  |  |  |  |
| $\mathrm{f}_{\mathrm{N}}=450 \mathrm{MHz}$ |  | -88 |  | dBFS |
| $\mathrm{f}_{\mathrm{N}}=900 \mathrm{MHz}$ |  | -84 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=1800 \mathrm{MHz}$ |  | -78 |  | dBFS |
| $\mathrm{f}_{\mathrm{iN}}=2700 \mathrm{MHz}$ |  | -74 | -70 | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=3600 \mathrm{MHz}$ |  | -71 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=4500 \mathrm{MHz}$ |  | -70 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=5400 \mathrm{MHz}$ |  | -69 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=6300 \mathrm{MHz}$ |  | -67 |  | dBFS |
| $\mathrm{f}_{\mathrm{IN}}=7200 \mathrm{MHz}$ |  | -66 |  | dBFS |
| TWO-TONE INTERMODULATION DISTORTION (IMD3, $2 \mathrm{f}_{\mathbb{N} 1}-\mathrm{f}_{\mathrm{N} 2}$ OR $\left.2 \mathrm{f}_{\mathbb{N} 2}-\mathrm{f}_{\mathbb{N} 1}\right)$ |  |  |  |  |
| $\mathrm{A}_{\text {IN } 1}$ AND $\mathrm{A}_{\mathbb{N} 2}=-7 \mathrm{dBFS}$ |  |  |  |  |
| $\mathrm{f}_{\mathrm{N} 1}=1775 \mathrm{MHz}, \mathrm{f}_{\mathrm{N} 2}=1825 \mathrm{MHz}$ |  | -84 |  | dBFS |
| $\mathrm{f}_{\mathrm{N} 1}=2675 \mathrm{MHz}, \mathrm{f}_{\mathrm{N} 2}=2725 \mathrm{MHz}$ |  | -78 |  | dBFS |
| $\mathrm{f}_{\mathrm{N} 1}=3575 \mathrm{MHz}, \mathrm{f}_{\mathrm{N} 2}=3625 \mathrm{MHz}$ |  | -74 |  | dBFS |
| $\mathrm{f}_{\mathrm{N} 1}=5375 \mathrm{MHz}, \mathrm{f}_{\mathrm{N} 2}=5425 \mathrm{MHz}$ |  | -66 |  | dBFS |
| ANALOG BANDWIDTH ${ }^{4}$ |  | 8 |  | GHz |

${ }^{1}$ Noise density is measured at 250 MHz input frequency at -30 dBFS , where timing jitter does not degrade noise floor.
${ }^{2}$ Noise figure is based on a nominal full-scale input power of 4.5 dBm with an input span of 1.5 V p-p and $\mathrm{R}_{\mathrm{IN}}=100 \Omega$.
${ }^{3}$ With background interleaving calibration converged.
${ }^{4}$ Analog input bandwidth is the bandwidth of operation in which the full-scale input frequency response rolls off by -3 dB based on a de-embedded model of the ADC extracted from the measured frequency response on evaluation board. This bandwidth requires optimized matching network to achieve this upper bandwidth.

## TIMING SPECIFICATIONS

For the minimum and maximum values, $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ and $\pm 5 \%$ of nominal supply, unless otherwise noted.
Table 12.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL PORT INTERFACE (SPI) WRITE OPERATION <br> Maximum SCLK Clock Rate <br> SCLK Clock High <br> SCLK Clock Low <br> SDIO to SCLK Setup Time <br> SCLK to SDIO Hold Time <br> CSB to SCLK Setup Time <br> CLK to CSB Hold Time | $\mathrm{f}_{\text {SCLK }}, 1 /$ SCLLK <br> tpwh <br> $t_{\text {pWL }}$ <br> $t_{D S}$ <br> $t_{D H}$ <br> $\mathrm{t}_{\mathrm{s}}$ <br> $t_{H}$ | $\begin{aligned} & \text { SCLK }=33 \mathrm{MHz} \\ & \text { SCLK }=33 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 33 \\ & 8 \\ & 8 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \end{aligned}$ |  |  | MHz <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns |
| SPI READ OPERATION <br> LSB First Data Format <br> Maximum SCLK Clock Rate <br> SCLK Clock High <br> SCLK Clock Low <br> MSB First Data Format <br> Maximum SCLK Clock Rate <br> SCLK Clock High <br> SCLK Clock Low <br> SDIO to SCLK Setup Time | $\mathrm{f}_{\text {SCLK }}, 1 / \mathrm{t}_{\text {SCLK }}$ <br> tpwh <br> tpwL <br> $\mathrm{f}_{\text {SCLK }} 1 /$ tsCLK <br> $t_{\text {PWH }}$ <br> tpWL <br> $t_{D S}$ |  | $\begin{array}{\|l} 33 \\ 8 \\ 8 \\ 8 \\ 15 \\ 30 \\ 30 \\ 4 \end{array}$ |  |  | MHz <br> ns <br> ns <br> MHz <br> ns <br> ns <br> ns |

## SPECIFICATIONS

Table 12.


Timing Diagrams


Figure 2. Timing Diagram for 3-Wire Write Operation


Figure 3. Timing Diagram for 3-Wire Read Operation

## SPECIFICATIONS



ㅇ
Figure 4. Timing Diagram for 4-Wire Read Operation

## ABSOLUTE MAXIMUM RATINGS

## Table 13.

| Parameter | Rating |
| :---: | :---: |
| ISET, TDP, TDN | -0.3 V to AVDD2 + 0.3 V |
| VCO_COARSE, VCO_FINE, VCO_VCM, VCO_VREG | -0.3 V to AVDD2_PLL +0.3 V |
| Rx Input Power (ADCOP/ADCON, ADC1P/ ADC1N, ADC2P/ADC2N, ADC3P/ADC2N) ${ }^{1}$ | 22 dBm |
| VCM0, VCM1, VCM2, VCM3 | -0.3 V to RVDD2 +0.3 V |
| CLKINP, CLKINN | -0.2 V to PLLCLKVDD1 +0.2 V |
| ADCDRVN, ADCDRVP | -0.2 V to CLKVDD1 + 0.2 V |
| SERDOUTx $\pm$ | -0.2 V to SVDD1 +0.2 V |
| SYSREFP, SYSREFN, and SYNCxINB $\pm$ | -0.2 V to +2.5 V |
| RESETB, RXENx, IRQB_x, CSB, SCLK, SDIO, SDO, TMU_REFN, TMU_REFP, ADCx_FD0, ADCx_FD1, GPIOx | -0.3 V to DVDD1P8 + 0.3 V |
| AVDD2, AVDD2_PLL, BVDD2, RVDD2, SVDD2_PLL, DVDD1P8 | -0.3 V to +2.2 V |
| PLLCLKVDD1, AVDD1, AVDD1_ADC, CLKVDD1, FVDD1, DAVDD1, DVDD1_RT, DCLKVDD1, SVDD1, SVDD1_PLL | -0.2 V to +1.2 V |
| VNN1 | -1.1 V to +0.2 V |
| Temperature |  |
| Maximum Junction ( $\left.\mathrm{T}_{\mathrm{J}}\right)^{2}$ | $120^{\circ} \mathrm{C}$ |
| Storage Range | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| 1 Tested continuously for 1000 hours with $\mathrm{fIN}=4.7 \mathrm{GHz}$ pulsed and continuous tone at maximum allowed junction temperature (TJ). Refer to UG-1578, the device user guide, for more information. |  |
| 2 Do not exceed this temperature for any duration of time when the device is powered. |  |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. The use of appropriate thermal management techniques is recommended to ensure that the maximum $T_{j}$ does not exceed the limits shown in Table 13.
$\theta_{\mathrm{JA}}$ is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.
$\theta_{J C}$ TOP is the junction to case, thermal resistance.
$\theta_{\mathrm{JB}}$ is the junction to board, thermal resistance.
Table 14. Simulated Thermal Resistance

| PCB Type | Airflow Velocity ( $\mathrm{m} / \mathrm{sec}$ ) | $\theta_{\mathrm{JA}}{ }^{1}$ | $\theta_{\text {Jc_top }}{ }^{1}$ | $\theta_{\text {JB }}{ }^{1}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| JEDEC 2s2p Board | 0.0 | 14.9 | 0.70 | 1.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1 Thermal resistance values specified are simulated based on JEDEC specifications in compliance with JESD51-12 with the device power equal to 9 W .

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. Charged devi- <br> ces and circuit boards can discharge without detection. Although <br> this product features patented or proprietary protection circuitry, <br> damage may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to avoid <br> performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration

Table 15. Pin Function Descriptions

| Pin No. | Mnemonic | Type | Description |
| :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |
| A2, E2, H2, L2, P2, V2 | AVDD2 | Input | Analog 2.0 V Supply Inputs for DAC. |
| L3 | AVDD2_PLL | Input | Analog 2.0 V Supply Input for Clock PLL Linear Dropout (LDO) Regulator. |
| D7, E7, P7, R7 | BVDD2 | Input | Analog 2.0 V Supply Inputs for ADC Buffer. |
| B11, U11 | RVDD2 | Input | Analog 2.0 V Supply Inputs for ADC Reference. |
| J5 | PLLCLKVDD1 | Input | Analog 1.0 V Supply Input for Clock PLL. |
| D2 to D4, E3, F3, N3, P3, R2 to R4 | AVDD1 | Input | Analog 1.0 V Supply Inputs for DAC Clock. |
| G7, G8, M7, M8 | AVDD1_ADC | Input | Analog 1.0 V Supply Inputs for ADC. |
| G6, M6 | CLKVDD1 | Input | Analog 1.0 V Supply Inputs for ADC Clock. |
| D6, R6 | FVDD1 | Input | Analog 1.0 V Supply Inputs for ADC Reference. |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 15. Pin Function Descriptions

| Pin No. | Mnemonic | Type | Description |
| :---: | :---: | :---: | :---: |
| D10, R10 | VDD1_NVG | Input | Analog 1.0 V Supply Inputs for Negative Voltage Generator (NVG) Used to Generate -1 V Output. |
| E9, P9 | NVG1_OUT | Output | Analog -1 V Supply Outputs from NVG. Decouple NVG1_OUT to GND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| D8, E8, E10, P8, P10, R8 | VNN1 | Input | Analog -1 V Supply Inputs for ADC Buffer and Reference. Connect these pins to the adjacent NVG1_OUT pins. |
| C9, T9 | BVNN2 | Output | Decoupling Pin for the Internally Generated Analog -2 V ADC Buffer Supply. Decouple each BVNN2 pin to GND with a 0.1 $\mu \mathrm{F}$ capacitor. |
| C10, T10 | BVDD3 | Output | Decoupling Pin for the Internally Generated Analog 3 V ADC Buffer Supply. Decouple BVDD3 to GND with $0.1 \mu \mathrm{~F}$ capacitor. |
| E5, F5, N5, P5 | DAVDD1 | Input | Digital Analog 1.0 V Supply Inputs. |
| F10, H9, H11, J9, J11, K9, K11, L9, L11, M9 | DVDD1 | Input | Digital 1.0 V Supply Inputs. |
| J7, K7 | DVDD1_RT | Input | Digital 1.0 V Supply Inputs for Retimer Block. |
| K5 | DCLKVDD1 | Input | Digital 1.0 V Clock Generation Supply. |
| A16, B16, C16, D16, E16, F16, G16, H16, M16, N16, P16, R16, T16, U16, V16 | SVDD1 | Input | Digital 1.0V Supply Inputs for SERDES. |
| K15 | SVDD2_PLL | Input | Digital 2.0 V Supply Input for SERDES LDO. |
| J16, K16 | SVDD1_PLL | Input | Digital 1.0 V Supply Inputs for SERDES Clock Generation and PLL. |
| C13, F9, T13 | DVDD1P8 | Input | Digital Interface and Temperature Monitoring Unit (TMU) Supply Inputs (Nominal 1.8 V ). |
| $\mathrm{A} 1, \mathrm{~A} 3, \mathrm{~A} 4, \mathrm{~A} 7, \mathrm{~A} 8, \mathrm{~A} 11, \mathrm{~A} 17, \mathrm{~A} 18, \mathrm{~B} 2$ to $\mathrm{B} 6, \mathrm{~B} 9, \mathrm{~B} 10$, B14, B15, C2, C5 to C8, C11, C17, C18, D1, D5, D9, D14, D15, E1, E4, E6, E17, E18, F2, F4, F6 to F8, F14, F15, G2 to G5, G17, G18, H1, H5 to H8, H10, H12, H14, H15, J2, J8, J10, J12, J14, J15, J17, J18, K2, K8, K10, K12, K14, K17, K18, L1, L5 to L8, L10, L12, L14, M2 to M5, M10, M17, M18, N2, N4, N6 to N8, N14, N15, P1, P4, P6, P17, P18, R1, R5, R9, R14, R15, T2, T5 to T8, T11, T17, T18, U2 to U6, U9, U10, U14, U15, V1, V3, V4, V7, V8, V11, V17, V18 | GND | Input/output | Ground References. |
| ANALOG OUTPUTS |  |  |  |
| H3 | ISET | Output | DAC Bias Current Setting Pin. Connect the ISET pin with a 5 $\mathrm{k} \Omega$ resistor to GND. |
| C3, C4 | ADCDRVN, ADCDRVP | Output | Optional Clock Output (For Example, ADC Clock Driver for an External ADC). The ADCDRVx pins are disabled by default. Leave the ADCDRVx pins floating if unused. |
| B7, B8, U7, U8 | VCM0, VCM2, VCM1, VCM3 | Output | ADC Buffer Common-Mode Output Voltage. Decouple the VCMx pins to $G N D$ with a $0.1 \mu \mathrm{~F}$ capacitor. |
| K3 | VCO_VREG | Output | PLL LDO Regulator Output. Decouple the VCO_VREG pin to GND with a $2.2 \mu \mathrm{~F}$ capacitor. |
| G9 | TMU_REFN | Output | TMU ADC Negative Reference. Connect the TMU_REFN pin to GND. |
| G10 | TMU_REFP | Output | TMU ADC Positive Reference. Connect the TMU_REFP pin to DVDD1P8. |
| ANALOG INPUTS |  |  |  |
| A5, A6 | ADCON, ADCOP | Input | ADCO Differential Inputs with Internal $100 \Omega$ Differential Resistor. Leave the ADCxP/ADCxN pins floating if unused. |
| V5, V6 | ADC1N, ADC1P | Input | ADC1 Differential Inputs with Internal $100 \Omega$ Differential Resistor. Leave the ADCxP/ADCxN floating if unused. |
| A9, A10 | ADC2N, ADC2P | Input | ADC2 Differential Inputs with Internal $100 \Omega$ Differential Resistor. Leave the ADCxP/ADCxN floating if unused. |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 15. Pin Function Descriptions

| Pin No. | Mnemonic | Type | Description |
| :---: | :---: | :---: | :---: |
| V9, V10 | ADC3N, ADC3P | Input | ADC3 Differential Inputs with Internal $100 \Omega$ Differential Resistor. Leave the ADCxP/ADCxN floating if unused. |
| J3 | VCO_FINE | Input | On-Chip Device Clock Multiplier and PLL Fine Loop Filter Input. If the PLL is not in use, leave the VCO_FINE pin floating and disable the PLL via the control registers. |
| J4 | VCO_COARSE | Input | On-Chip Device Clock Multiplier and PLL Coarse Loop Filter Input. If the PLL is not in use, leave the VCO_COARSE pin floating and disable the PLL via the control registers. |
| K4 | VCO_VCM | Input | On-Chip Device Clock Multiplier and VCO Common-Mode Input. If the PLL is not in use, leave the VCO_VCM pin floating and disable the PLL via the control registers. |
| N9, N10 | TDP, TDN | Input | Anode and Cathode of Temperature Diodes. This feature is not supported. Tie TDP and TDN to GND. |
| J1, K1 | CLKINP, CLKINN | Input | Differential Clock Inputs with Nominal $100 \Omega$ Termination. Self bias input requiring ac coupling. When the on-chip clock multiplier PLL is enabled, these inputs are the reference clock inputs. If the PLL is disabled, an RF clock equal to the DAC output sample rate is required. |
| CMOS INPUTS AND OUTPUTS ${ }^{1}$ |  |  |  |
| G13 | CSB | Input | Serial Port Enable Input. Active low. |
| H13 | SCLK | Input | Serial Port Clock Input. |
| F13 | SDIO | Input/output | Serial Port Bidirectional Data Input and Output. |
| J13 | SDO | Output | Serial Port Data Output. |
| C12 | RESETB | Input | Active Low Reset Input. RESETB places digital logic and SPI registers in a known default state. RESETB must be connected to a digital IC that is capable of issuing a reset signal for the first step in the device initialization process. |
| D13, E13 | RXEN1, RXEN0 | Input | Active High ADC and Receive Datapath Enable Inputs. RXENx is also SPI configurable. |
| D11, D12 | ADCO_FD1, ADCO_FDO | Output | ADCO Fast Detect Outputs by Default. Do not connect if unused. |
| E11, E12 | ADC1_FD1, ADC1_FD0 | Output | ADC1 Fast Detect Outputs by Default. Do not connect if unused. |
| F11, F12 | ADC2_FD1, ADC2_FD0 | Output | ADC2 Fast Detect Outputs by Default. Do not connect if unused. |
| G11, G12 | ADC3_FD1, ADC3_FD0 | Output | ADC3 Fast Detect Outputs by Default. Do not connect if unused. |
| P12, R12 | IRQB_0, IRQB_1 | Output | Interrupt Request 0 and Interrupt Request 1 Outputs. The IRQB_x pins are an open-drain, active low output (CMOS levels with respect to DVDD1P8). Connect $>5 \mathrm{k} \Omega$ pull-up resistor to DVDD1P8 to prevent the IRQB_x pins from floating when unused. |
| K13, L13, M13, N13, T12 | GPIO6 to GPIO10 | Input/output | General-Purpose Input or Output Pins. |
| JESD204B- or JESD204CCOMPATIBLE SERDES DATA LANES AND CONTROL SIGNALS² |  |  |  |
| A14, A15 | SERDOUTO-, SERDOUTO+ | Output | JTx Lane 0 Outputs, Data True/Complement. |
| C14, C15 | $\begin{aligned} & \text { SERDOUT1-+, } \\ & \text { SERDOUT1+ } \end{aligned}$ | Output | JTx Lane 1 Outputs, Data True/Complement. |
| E14, E15 | SERDOUT2-, SERDOUT2+ | Output | JTx Lane 2 Outputs, Data True/Complement. |
| G14, G15 | SERDOUT3-, SERDOUT3+- | Output | JTx Lane 3 Outputs, Data True/Complement. |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

## Table 15. Pin Function Descriptions



## TYPICAL PERFORMANCE CHARACTERISTICS

## ADC

Nominal supplies, sampling rate $=4 \mathrm{GSPS}=12 \mathrm{GHz}$ direct RF clock, full bandwidth mode operation (no decimation), $\mathrm{T}_{\mathrm{J}}=80^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$, 128 kFFT sample with five averages, and $\mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$, unless otherwise noted.


Figure 6. Single-Tone FFT at $f_{I_{N}}=450 \mathrm{MHz}$


Figure 7. Single-Tone FFT at $f_{I N}=900 \mathrm{MHz}$


Figure 8. Single-Tone FFT at $f_{I N}=1.8 \mathrm{GHz}$


Figure 9. Single-Tone Spurious-Free Dynamic Range (SFDR) and SNR vs. $A_{I N}$ at $f_{I N}=450 \mathrm{MHz}$


Figure 10. Single-Tone SFDR and SNR vs. Input Amplitude at $f_{I_{N}}=900 \mathrm{MHz}$


Figure 11. Single-Tone SFDR and SNR vs. $A_{I N}$ at $f_{I N}=1.8 \mathrm{GHz}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 12. Single-Tone FFT at $f_{I_{N}}=2.7 \mathrm{GHz}$


Figure 13. Single-Tone FFT at $f_{I N}=3.6 \mathrm{GHz}$


Figure 14. Single-Tone FFT at $f_{I N}=4.5 \mathrm{GHz}$


Figure 15. Single-Tone SFDR and SNR vs. $A_{I N}$ at $f_{I N}=2.7 \mathrm{GHz}$


Figure 16. Single-Tone SFDR and SNR vs. $A_{I N}$ at $f_{I N}=3.6 \mathrm{GHz}$


Figure 17. Single-Tone SFDR and SNR vs. $A_{I N}$ at $f_{I N}=4.5 \mathrm{GHz}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 18. Single-Tone FFT at $f_{I_{N}}=5.4 \mathrm{GHz}$


Figure 19. Single-Tone FFT at $f_{I N}=6.3 \mathrm{GHz}$


Figure 20. Single-Tone FFT at $f_{I_{N}}=7.2$ GHz


Figure 21. Single-Tone SFDR and SNR vs. $A_{I N}$ at $f_{I N}=5.4 \mathrm{GHz}$


Figure 22. Single-Tone SFDR and SNR vs. $A_{I N}$ at $f_{I N}=6.3 \mathrm{GHz}$


Figure 23. Single-Tone SFDR and SNR vs. $A_{I N}$ at $f_{I N}=7.2 \mathrm{GHz}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 24. Two-Tone FFT, $f_{I N 1}=1.775 \mathrm{GHz}, f_{I N 2}=1.825 \mathrm{GHz}$, $A_{I N 1}$ and $A_{I N 2}=-7 d B F S$ (Note: IMD3L $=2 f_{I_{N 1}}-f_{I N 2}$ and IMD3H $=2 f_{I N 2}-f_{I N 1}$, Which Are the Third-Order Intermodulation Products.)


Figure 25. Two-Tone FFT, $f_{I N 1}=2.675 \mathrm{GHz}, f_{I_{N 2}}=2.725 \mathrm{GHz}$, $A_{I_{N} 1}$ and $A_{I N 2}=-7 d B F S$


Figure 26. Two-Tone FFT, $f_{I N 1}=3.575 \mathrm{GHz}, f_{I_{N 2}}=3.625 \mathrm{GHz}$,
$A_{\text {IN } 1}$ and $A_{I N 2}=-7 \mathrm{dBFS}$


Figure 27. Two-Tone IMD3 vs. $A_{I N}$ with $f_{I_{N} 1}=1.775 \mathrm{GHz}, f_{I_{N 2}}=1.825 \mathrm{GHz}$


Figure 28. Two-Tone IMD3 vs. $A_{I N}$ with $f_{I N 1}=2.675 \mathrm{GHz}, f_{I N 2}=2.725 \mathrm{GHz}$


Figure 29. Two-Tone IMD3 vs. Input Amplitude with $f_{I N 1}=3.575 \mathrm{GHz}, f_{I N 2}=$ 3.625 GHz

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 30. Two-Tone FFT, $f_{I N 1}=5.375 \mathrm{GHz}, f_{I N 2}=5.425 \mathrm{GHz}$, $A_{\text {IN } 1}$ and $A_{\text {IN2 }}=-7 d B F S$


Figure 31. SNR and SFDR vs. Input Frequency with $A_{I N}=-1 \mathrm{dBFS}$


Figure 32. Harmonics (HD2, HD3) vs. Input Frequency with $A_{I N}=-1 d B F S$


Figure 33. Two-Tone IMD3 vs. $A_{I N}$ with $f_{I_{1} 1}=5.375 \mathrm{GHz}, f_{N 2}=5.425 \mathrm{GHz}$


Figure 34. SNR vs. Input Frequency, Direct Clock vs. On-Chip PLL Clock, $f_{S}=$ $4 \mathrm{GHz}, A_{I N}=-1 \mathrm{dBFS}$


Figure 35. FFT Close-In Comparison, Direct Clock vs. On-Chip PLL Clock, $f_{S}$ $=4 \mathrm{GHz}, f_{I N}=2.7 \mathrm{GHz}, A_{I_{N}}=-1 \mathrm{dBFS}$

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 36. $S N R$ and SFDR vs. $T_{J}, f_{N}=1.85 \mathrm{GHz}, A_{I_{N}}=-1 \mathrm{dBFS}$


Figure 37. SNR and SFDR vs. Sample Frequency, $f_{I N}=450 \mathrm{MHz}$


Figure 38. Harmonics (HD2, HD3, and Interleaving) vs. $T_{J}, f_{N}=1.85 \mathrm{GHz}$


Figure 39. Harmonics (HD2 and HD3) vs. Sample Frequency, $f_{I N}=450 \mathrm{MHz}$


Figure 40. Current vs. Sample Frequency, $f_{N}=3500 \mathrm{MHz}$


Figure 41. Input Referred Noise Histogram

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 42. Measured Input Bandwidth ADC Input on AD9081-FMCA-EBZ (No Matching Network)

## THEORY OF OPERATION

The AD9209 is a highly integrated, $28 \mathrm{~nm}, \mathrm{RF}, 4$-channel, 12 -bit, 4 GSPS ADC (see Functional Block Diagram). To enable wide bandwidth operation, a high linearity $100 \Omega$ differential buffer with overload protection is used to isolate the ADC core from the RF ADC driver source. An on-chip clock multiplier can be used to synthesize the RF ADC clocks or, alternatively, an external clock can be applied.

Flexible receive, DSP paths are available to downsample the desired intermediate frequency ( IF ) and RF signal(s) to lower the required data interface rates and efficiently align with bandwidth requirements. The channelizer datapath enables efficient data transfer to allow multiband applications where up to eight unique RF bands are supported. The receive DSP paths are symmetric and consist of four coarse DDC blocks in the main datapath along with eight fine DDC blocks in the channelizer datapath. Each DDC block includes multiple decimation stages and a 48 -bit NCO configurable for integer or fractional mode of operation. The NCO in each block supports FFH, coherently, and can be controlled by using the GPIOx pins. The DDC blocks and the datapaths are fully bypassable to enable Nyquist operation.
Various auxiliary DSP features facilitate an improved system integration. The datapaths include adjustable delay lines to compensate for mismatch in channel delay paths that may occur external to
the device. The receive datapath includes a flexible programmable 192-tap PFIR filter. This filter can be allocated across one or more ADCs for receive equalization with support for four different profiles. Profiles can be selected by using the GPIOx pins. The receive datapath also includes a fast and slow signal detection capability in support of the AGC. The datapaths also include features to reduce power consumption in time division duplex (TDD) applications. In addition, all the auxiliary DSP features are fully bypassable.

The data formatting of the datapaths can be real or complex (//Q) with selectable resolutions of $8,12,16$, and 24 bits depending on the JESD204B or the JESD204C mode.

An 8-lane JESD204 transmitter port is available to support the high data throughput rates on the receive datapaths. The transmit port supports JESD204C up to 24.75 Gbps or JESD204B up to 15.5 Gbps lane rates. The JESD204 data link layer is highly flexible, allowing to adjust the lane count (or rate) required to support a target link throughput. An external alignment signal (SYSREF) can be used to guarantee deterministic latency and phase alignment and to aid in multichip synchronization.
An on-chip TMU can be used to measure and read out the die temperature (via the SPI port), to guarantee better thermal stability during system operation.

## APPLICATIONS INFORMATION

Refer to UG-1578, the device user guide, for more information on device initialization and other Applications Information.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-275-KKAB-1
Figure 43. 324-Ball Ball Grid Array, Thermally Enhanced [BGA_ED]
(BP-324-3)
Dimensions shown in millimeters
Updated: April 14, 2021
ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Package Description | Packing Quantity | Package Option |
| :---: | :---: | :---: | :---: | :---: |
| AD9209BBPZ-4G | $-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ | 324-Ball BGA_ED ( $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 1.58 \mathrm{~mm}$ ) | Tray, 126 | BP-324-3 |
| AD9209BBPZRL-4G | $-40^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ | $324-$ Ball BGA_ED ( $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 1.58 \mathrm{~mm}$ ) | Reel, 1000 | BP-324-3 |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

## EVALUATION BOARDS

| Model $^{1}$ | Description |
| :--- | :--- |
| AD9081-FMCA-EBZ | AD9081 Evaluation Board with High Performance Analog Network |

[^1]
[^0]:    1 Measured with differential $100 \Omega$ load and less than 2 mm of PCB trace from package ball.

[^1]:    1 The AD9081-FMCA-EBZ is used to evaluate the AD9209.

