

# 14-Bit, 150 MSPS, 1.8V **Analog-To-Digital Converter**

# AD9254S

#### 1.0.SCOPE

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein.

The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. http://www.analog.com/aeroinfo

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/AD9254.

2.0. Part Number: The complete part number(s) of this specification follows:

Part Number AD9254R703F

Description Radiation tested to 100K, 1.8V, 14-Bit, 150MSPS Bipolar Ain Range A/D Converter

#### 3.0. Case Outline

The case outline(s) are as designated in MIL-STD-1835 with package dimensions listed in Section 8 and as follows:

Outline letter	Descriptive designator	<b>Terminals</b>	Lead Finish	Package style
X	CQFP-QS52	52-lead	Gold	Quad Flatpack

			Package: X
Pin Number	Terminal Symbol	Pin Type	Pin Description
1	AGND	Power	Ground. Internally connected to exposed thermal paddle on the bottom of package and lid
2	OEB	Digital Input	Output Enable (Active Low)
3	DCO	Digital Output	Data Clock Output
4	D0 (LSB)	Digital Output	Data Output Bits
5	D1	Digital Output	Data Output Bits
6	DRGND	Power	Digital output ground
7	DRVDD	Power	Digital output driver supply
8	D2	Digital Output	Data Output Bits
9	D3	Digital Output	Data Output Bits
10	D4	Digital Output	Data Output Bits
11	D5	Digital Output	Data Output Bits
12	D6	Digital Output	Data Output Bits
13	D7	Digital Output	Data Output Bits
14	AGND	Power	Ground. Internally connected to exposed thermal paddle on the bottom of package
15	DRGND	Power	Digital output ground.
16	DRVDD	Power	Digital output driver supply

ASD0016533

Rev C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

			Package: X
Pin Number	Terminal Symbol	Pin Type	Pin Description
17	D8	Digital Output	Data Output Bits
18	D9	Digital Output	Data Output Bits
19	D10	Digital Output	Data Output Bits
20	D11	Digital Output	Data Output Bits
21	D12	Digital Output	Data Output Bits
22	D13(MSB)	Digital Output	Data Output Bits
23	OR	Digital Output	Out-of-Range indicator
24	DRGND	Power	Digital output ground
25	DRVDD	Power	Digital output driver supply
26	SDIO/DCS	Digital I/O	Serial Port Interface (SPI) Data Input/Output (Serial Port Mode); Duty Cycle Stabilizer Select (External Pin Mode).
27	AGND	Power	Ground. Internally connected to exposed thermal paddle on the bottom of package and lid
28	SCLK/DFS	Digital Input	Serial Port Interface Clock (Serial Port Mode); Data Format Select Pin (External Pin Mode).
20	CSB	Digital Input	Serial Port Interface Chip Select (Active Low)
30	AGND	Power	Analog ground
31	AVDD	Power	Analog glound Analog Power Supply
32	AGND	Power	Analog ground
33	AVDD	Power	Analog ground Analog Power Supply
34	SENSE	Analog Input	Reference Mode Selection
35	VREF	Analog I/O	Voltage Reference Input/Output
36	REFB	Analog Output	Negative Differential Reference
37	REFT	Analog Output	Positive Differential Reference
38	AGND	Power	Analog ground
39	VIN+	Analog Input	Positive Analog Input
40	AGND	Power	Ground. Internally connected to exposed thermal paddle on the bottom of package
41	VIN-	Analog Input	Negative Analog Input
42	AGND	Power	Analog ground
43	AVDD	Power	Analog Power Supply
44	CML	Analog Output	Common-Mode Level Bias Output
45	RBIAS	Analog Output	External Bias Resistor Connection
46	PDWN	Analog Input	Power-Down Function Selection
47	AGND	Power	Analog ground
48	CLK+	Digital Input	Positive Clock Input
49	CLK-	Digital Input	Negative Clock Input
50	AVDD	Power	Analog Power Supply
51	AGND	Power	Analog ground
52	AVDD	Power	Analog Power Supply
<sup>1</sup> PAD		Power	Exposed Paddle electrically connected to ground

Figure 1 - Terminal connections.

<sup>1</sup>It is required that the exposed paddle be soldered to the AGND plane to achieve the best electrical and thermal performance

### 4.0. Specifications

4.1. <u>Absolute maximum ratings</u> (TA = 25°C, unless otherwise noted) <u>1</u> /	
AVDD to AGND	0.3 V to +2.0 V
DRVDD to DGND	-0.3 V to +3.9 V
AGND to DGND	-0.3 V to +0.3 V
AVDD to DRVDD	-3.9 V to +2.0 V
D₀ through D₁₃ to DGND	-0.3 V to DRVDD + 0.3 V
DCO to DGND	
OR to DGND	
CLK+ to AGND	
CLK- to AGND	
VIN+ to AGND	
VIN- to AGND	
VREF to AGND	
SENSE to AGND	
REFT to AGND	
REFB to AGND	
SDIO/DCS to DGND	
PDWN to AGND	
CSB to AGND	
SCLK/DFS to AGND	
OEB to AGND	
Storage Temperature Range	
Power Dissipation(P <sub>D</sub> )	
Lead Temperature (Soldering 10 Sec)	
Junction Temperature (TJ)	
Thermal resistance, junction-to-case ( $\theta_{JC}$ )	
Thermal resistance, junction-to-ambient ( $\theta_{JA}$ )	
4.2. <u>Recommended operating conditions</u>	
Analog Supply Voltage (AVDD)	
Digital Output Driver Supply voltage (DRVDD)	
Ambient operating temperature range (T <sub>A</sub> )	55°C to +110°C
4.3. Nominal operating performance characteristics 4/	
Load Regulation @ 1.0mA	
DC Input Power	
Analog Input Capacitance	10pF <u>5</u> /
Differential Analog Input Voltage	0.2 Vpp to 6 Vpp
Analog Input Voltage range	
Clock Input Common Mode Range	
Conversion Rate, DCS Enabled.	
Conversion Rate, DCS Disabled	
Temperature Drift: Offset Error	
Temperature Drift: Gain Error	
Input Referred Noise (VREF = 1.0V)	
Reference Input Resistance	
Differential Clock Input Capacitance	
Differential Clock Input Resistance	
Logic Input Resistance(SCLK/DFS, OEB, PDWN)	
Logic Input Capacitance(SCLK/DFS, OEB, PDWN)	
Lodic Input Resistance(USB)	
Logic Input Resistance(CSB) Logic Input Capacitance(CSB)	

Logic Input Resistance(SDIO/DCS)	26 kΩ
Logic Input Capacitance (SDIO/DCS)	5 pF
DCO Propagation Delay (T <sub>DCO</sub> )	4.4 ns
Pipeline Delay (Latency).	12 Cycles
Aperture Delay	
Aperture Uncertainty (Jitter)	.0.1 ps rms
Wake-Up Time	350 µs
Out of Range Recovery Time	3 Cycles

#### 4.4. Radiation Features

Maximum total dose available (effective dose rate = 1.15 rads(Si)/s)	100 k rads(Si) 6/
1000000000000000000000000000000000000	

#### NOTES

1/ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

2/Maximum power dissipation is specified so that T<sub>J</sub> does not exceed +125°C with T<sub>A</sub> = +110°C where exposed paddle is soldered to ground.

<u>3</u>/ Measurement taken under absolute worst case condition of still air. Soldering the package exposed paddle to AGND of the customer PCB is required for electrical and thermal performance of the product.

 $\frac{4}{T_{A}}$  = +25C, unless otherwise noted, AVDD = 1.8 V; DRVDD = 2.5 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS enabled. See commercial datasheet for details on Ain options, reference and timing modes and diagrams, and other product application details.

5/ Input capacitance refers to the effective capacitance between one differential input pin and AGND.

6/ Device is irradiated at dose rate = 50 - 300 rad(Si)/s in accordance with MIL-STD-883, method 1019, condition A and is guaranteed to a maximum total dose specified. The effective dose rate after extended room temperature anneal = 1.15 rad (Si)/s per MIL-STD-883, method 1019, condition A, section 3.11.2. The total dose specification for this device only applies to the specified effective dose rate, or lower, environment.

	TABLE I – EI	LECTRICAL PERFORMANCE CHAR	ACTERIST	ICS		
Parameter See notes at end of table	Symbol	Conditions <u>1</u> / Unless Otherwise Specified	Sub- Group	Limit Min	Limit Max	Units
ACCURACY		· · · · ·				
Resolution	RES	No Missing Codes	4,5,6	14		Bits
Late and New Research a New Street	15.11	DRVDD = 1.8 V, 2.5V & 3.3V	4,5,6	-6	0	
Integral Nonlinearity Negative	INL <sub>N</sub>	F <sub>IN</sub> = 2.4MHz M,D,P,L,R	4	-6	0	LSB
Integral Nonlinearity Positive	INL <sub>P</sub>	DRVDD = 1.8 V, 2.5V & 3.3V	4,5,6	0	6	LSB
Integral Nonlinearity Positive	IINLP	F <sub>IN</sub> = 2.4MHz M,D,P,L,R	4	0	6	LJD
Differential Nonlinearity Negative	DNLN	DRVDD = 1.8 V, <u>2.5V &amp; 3.3V</u>	4,5,6	-1	0	LSB
	DNLN	$F_{IN} = 2.4 MHz$ M,D,P,L,R	4	-1	0	LJD
Differential Nonlinearity Positive	DNLP	DRVDD = 1.8 V, 2.5V & 3.3V	4,5,6	0	1.4	LSB
Differential Norminearity Positive	DINE	F <sub>IN</sub> =2.4MHz M,D,P,L,R	4	0	1.4	230
Offset Error	OFSERR	DRVDD = 1.8 V, 2.5V & 3.3V	4,5,6	-0.8	0.8	- %FSR
		$F_{IN} = 2.4 MHz$ M,D,P,L,R	4	-0.8	0.8	
Gain Error	GFSERR	DRVDD = 1.8 V, 2.5V & 3.3V	4,5,6	-5.9	5.9	- %FSR
		F <sub>IN</sub> = 2.4MHz M,D,P,L,R	4	-5.9	5.9	
ANALOG INPUT	-		1			1
VREF Voltage Error (1V Mode)	VREF <sub>1V</sub>	SENSE = AVDD, VREF = 1V or SENSE = AGND, V <u>REF Floating</u>	1,2,3	-35	+35	mV
		M,D,P,L,R	1	-35	+35	
VREF Voltage Error (0.5V Mode)	VREF <sub>0.5V</sub>	SENSE = VREF	1,2,3	-18	+18	mV
	VILLI 0.5V	M,D,P,L,R	1	-18	+18	
Analog Input Span	Ain_Span	VREF = 1V	1,2,3		2	Vpp
	v un_opun	M,D,P,L,R	1		2	.66
POWER INTERFACE	Γ.		1			
Analog Supply Current	Q_AVDD	AVDD = 1.7V, 1.8V, 1.9V PDWN =	1,2,3		260	
		LOW M,D,P,L,R	1		260	mA
	QZ AVDD	AVDD = 1.7V, 1.8V, 1.9V PDWN =	1 1		200	
	IQZ_AVDD	HIGH	1,2,3		3	mA
		M,D,P,L,R	1		3	
Digital Output Driver Supply	Q DRVDD	DRVDD = 1.8V, PDWN = LOW	1,2,3		20	
Current	Q_01100	M,D,P,L,R	1		20	— mA
		DRVDD = 2.5V & 3.3, PDWN =				
		LOW	1,2,3		23	mA
		M,D,P,L,R	1		23	
	I <sub>QZ_DRVDD</sub>	DRVDD = 1.8V, 2.5V, 3.3V PDWN = HIGH	1,2,3		300	μA
		M,D,P,L,R	1		4	mA
Power	Pvdd	Sine Wave Input, DRVDD = 1.8v	4,5,6		480	
		F <sub>IN</sub> = 2.4MHz M,D,P,L,R	4		480	— mW
		Sine Wave Input, DRVDD = 2.5v & 3.3V	4,5,6		515	mW
		F <sub>IN</sub> = 2.4MHz M,D,P,L,R	4		515	
Standby Power-Internal <u>4</u> /	Pstby_int	, , , , , , , , , , , , , , , , , , , ,	1,2,3		85	
· –		M,D,P,L,R	1		85	— mW
Standby Power-External <u>5</u> /	P <sub>STBY_EXT</sub>		1,2,3		110	m=14/
-	_	M,D,P,L,R	1		110	— mW
Power-Down Power	Ppdwn	DRVDD = 1.8V, 2.5V, 3.3V	1,2,3		6	
		PDWN = HIGH				mW

#### TABLE I – ELECTRICAL PERFORMANCE CHARACTERISTICS

TABLE I – ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)						
Parameter	Symbol	Conditions <u>1</u> /	Sub-	Limit	Limit	Units
See notes at end of table	Symbol	Unless Otherwise Specified	Group	Min	Max	Units
DYNAMIC PERFORMANCE						
Signal-To-Noise Ratio	SNR	f <sub>IN</sub> =2.4 MHz	4	70		
			5	68		dBc
			6	69		

#### AD9254S Conditions 1/ Sub-Limit Parameter Limit Units Symbol Unless Otherwise Specified See notes at end of table Group Max Min M,D,P,L,R 70 4 f<sub>IN</sub>=70 MHz 4,6 70 dBc 5 67 M,D,P,L,R 4 70 f<sub>IN</sub>=100 MHz 3/ 4 69 5 67 dBc 6 70 f<sub>IN</sub>=170 MHz <u>3</u>/ 4 68 5 67 dBc 6 69 SINAD f<sub>IN</sub>=2.4 MHz Signal-To-Noise and Distortion 4 69 5,6 67 dBc M,D,P,L,R 4 69 f<sub>IN</sub>=70 MHz 4,6 69 5 67 dBc M,D,P,L,R 4 69 f<sub>IN</sub>=100 MHz <u>3</u>/ 4,6 69 dBc 5 67 f<sub>IN</sub>=170 MHz <u>3</u>/ 4,6 68 dBc 5 67 Effective Number of Bits ENOB f<sub>IN</sub>=2.4 MHz 4,6 11.2 5 11 Bits M,D,P,L,R 4 11.2 f<sub>IN</sub>=70 MHz 4,6 11.3 5 10.9 Bits M,D,P,L,R 4 11.3 f<sub>IN</sub>=100 MHz 3/ 4 11.1 10.7 5 Bits 11.2 6 f<sub>IN</sub>=170 MHz <u>3</u>/ 4,6 11 Bits 5 10.7 Second Harmonic Distortion HD2 f<sub>IN</sub>=2.4 MHz 4 -77 5 -80 dBc -75 6 M,D,P,L,R 4 -77 f<sub>IN</sub>=70 MHz -74 4,6,5 dBc M,D,P,L,R -74 4 -88 f<sub>IN</sub>=100 MHz 3/ 4 5 -80 dBc 6 -86 f<sub>IN</sub>=170 MHz 3/ 4 -87 6 -84 dBc 5 -80 HD3 f<sub>IN</sub>=2.4 MHz -77 Third Harmonic Distortion 4,6 -79 dBc 5 M,D,P,L,R 4 -77 f<sub>IN</sub>=70 <u>MHz</u> M,D,P,L,R 4,6,5 -74 dBc 4 -74 f<sub>IN</sub>=100 MHz 3/ 4 -80 5 -76 dBc -81 6 f<sub>IN</sub>=170 MHz <u>3</u>/ 4 -83 dBc -79 6 5 -85

Parameter See notes at end of table	Symbol	Conditions <u>1</u> / Unless Otherwise Specified	Sub- Group	Limit Min	Limit Max	Units
Spurious-Free Dynamic Range	SFDR	f <sub>IN</sub> =2.4 MHz	4	77		
. , ,			5	79		40.4
			6	74		– dBc
		M,D,P,L,R	4	77		
		f <sub>IN</sub> =70 MHz	4,5,6	74		dBc
		M,D,P,L,R	4	74		
		f <sub>IN</sub> =100 MHz <u>3</u> ∕	4	80		dBc
			5	76		dBc
			6	81		dBc
		f <sub>IN</sub> =170 MHz <u>3</u> /	4	83		dBc
			6	76		dBc
			5	80		dBc
Worst Other Spur	WoSpur	f <sub>IN</sub> =2.4 MHz	4,5,6		-82	dBc
	-	M,D,P,L,R	4		-82	
		f <sub>IN</sub> =70 MHz	4,6		-85	
			5		-77	dBc
		M,D,P,L,R	4		-85	
		f <sub>IN</sub> =100 MHz <u>3</u> ∕	4		-88 -82	
			5 6		-82 -87	dBc
		( 170 MH 2/	4		-87	
		f <sub>IN</sub> =170 MHz <u>3</u> /	5		-82	dBc
			6		-86	
		f <sub>IN</sub> =29MHz(-7dBFS), 32MHz (-	4,5	89	-00	
Two-Tone SFDR	SFDR_2	7dBFS) <u>3</u> /	6	90		– dBFS
	-	f <sub>IN</sub> =169MHz(-7dBFS), 172MHz	4,5	89		
		(-7dBFS) <u>3</u> /	6	91		dBFS
TIMING CHARACTERISITCS 6/		(	Ŭ			1
CLK Period	Tclk		9,10,11	6.7		nS
		M,D,P,L,R	9	6.7		113
CLK Pulse	T <sub>PW</sub>	DCS Enabled	9,10,11	2	4.7	nS
		M,D,P,L,R	9	2	4.7	115
		DCS Disabled	9,10,11	3	3.7	nS
		M,D,P,L,R	9	3	3.7	115
Data to Propagation Delay	T <sub>PD</sub>		9,10,11	3.1	4.8	nS
		M,D,P,L,R	9	3.1	4.8	113
Setup Time	Ts	· · · · · · · · · · · · · · · · · · ·	9,10,11	1.9		nS
		M,D,P,L,R	9	1.9		nS
	T₅ T <sub>H</sub>	M,D,P,L,R	9 9,10,11	1.9 3		
Hold Time	Тн	· · · · · · · · · · · · · · · · · · ·	9 9,10,11 9	1.9 3 3		nS nS
Setup Time Hold Time SCLK Period		M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11	1.9 3 3 40		– nS
Hold Time SCLK Period	Тн	M,D,P,L,R	9 9,10,11 9 9,10,11 9	1.9 3 3 40 40		
Hold Time	T <sub>H</sub> T <sub>SCLK</sub>	M,D,P,L,R M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11 9 9,10,11	1.9 3 3 40 40 16		nS nS
Hold Time SCLK Period SCLK Pulse Width High Time	Тн	M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11 9 9,10,11 9	1.9 3 40 40 16 16		– nS
Hold Time SCLK Period	T <sub>H</sub> Tsclk T <sub>HI</sub>	M,D,P,L,R M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11	1.9 3 40 40 16 16 16 16		nS nS
Hold Time SCLK Period SCLK Pulse Width High Time SCLK Pulse Width Low Time	T <sub>H</sub> T <sub>SCLK</sub>	M,D,P,L,R M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9	1.9 3 40 40 16 16 16 16 16 16 16		nS nS ns
Hold Time SCLK Period SCLK Pulse Width High Time SCLK Pulse Width Low Time	T <sub>H</sub> Tsclk T <sub>HI</sub>	M,D,P,L,R M,D,P,L,R M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11	1.9 3 40 40 16 16 16 16 16 5		nS nS ns
Hold Time SCLK Period SCLK Pulse Width High Time SCLK Pulse Width Low Time SDIO to SCLK Setup Time	T <sub>H</sub> Tsclk T <sub>HI</sub> T <sub>LO</sub>	M,D,P,L,R M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9	$     \begin{array}{r}       1.9 \\       3 \\       40 \\       40 \\       16 \\       16 \\       16 \\       16 \\       16 \\       5 \\       5 \\       5     \end{array} $		- nS - nS - ns - ns
Hold Time SCLK Period SCLK Pulse Width High Time SCLK Pulse Width Low Time SDIO to SCLK Setup Time	T <sub>H</sub> Tsclk T <sub>HI</sub> T <sub>LO</sub>	M,D,P,L,R M,D,P,L,R M,D,P,L,R M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11	$     \begin{array}{r}       1.9 \\       3 \\       40 \\       40 \\       40 \\       16 \\       16 \\       16 \\       16 \\       16 \\       5 \\       5 \\       2 \\       2     \end{array} $		- nS - nS - ns - ns
Hold Time SCLK Period SCLK Pulse Width High Time SCLK Pulse Width Low Time SDIO to SCLK Setup Time SDIO to SCLK Hold Time	TH TSCLK THI TLO TDS	M,D,P,L,R M,D,P,L,R M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9	$     \begin{array}{r}       1.9 \\       3 \\       40 \\       40 \\       16 \\       16 \\       16 \\       16 \\       5 \\       5 \\       2 \\       2     \end{array} $		- nS - nS - ns - ns - ns
Hold Time SCLK Period SCLK Pulse Width High Time SCLK Pulse Width Low Time SDIO to SCLK Setup Time	TH TSCLK THI TLO TDS	M,D,P,L,R M,D,P,L,R M,D,P,L,R M,D,P,L,R M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11	$     \begin{array}{r}       1.9 \\       3 \\       40 \\       40 \\       16 \\       16 \\       16 \\       16 \\       5 \\       5 \\       2 \\       2 \\       5 \\     \end{array} $		- nS - nS - ns - ns - ns
Hold Time SCLK Period SCLK Pulse Width High Time SCLK Pulse Width Low Time SDIO to SCLK Setup Time SDIO to SCLK Hold Time	TH TSCLK THI TLO TDS TDH	M,D,P,L,R M,D,P,L,R M,D,P,L,R M,D,P,L,R M,D,P,L,R	9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9 9,10,11 9	$     \begin{array}{r}       1.9 \\       3 \\       40 \\       40 \\       16 \\       16 \\       16 \\       16 \\       5 \\       5 \\       2 \\       2     \end{array} $		- nS - nS - ns - ns - ns - ns

#### TABLE I – ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

Parameter		Conditions <u>1</u> /	Sub-	Limit	Limit	11.26
See notes at end of table	Symbol	Unless Otherwise Specified	Group	Min	Max	Units
DIFFERENTIAL CLOCK INPUTS	1					
Internal Common-Mode Bias			1,2	1.1		
	VICMB_CLK	DRVDD = 1.8 V, 2.5V & 3.3V	3	1.05		V
		M,D,P,L,R	1	1.1		
Logic Input Voltage <u>6</u> /	VIH	DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	1.2	3.6	V
	VILL	M,D,P,L,R	1	1.2	3.6	v
	VIL	DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	0	0.8	v
	VIL	M,D,P,L,R	1	0	0.8	v
Logic Input Currents <u>6</u> /	ШН	DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	-10	10	μΑ
		M,D,P,L,R	1	-10	10	μι
	IIL	DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	-10	10	μA
		M,D,P,L,R	1	-10	10	μι
LOGIC INPUTS (SCLK/DFS, OEB, P	PDWN)					
Logic Input Voltage <u>6</u> /	VIH	DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	1.2	3.6	V
		M,D,P,L,R	1	1.2	3.6	
	VIL	DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	0	0.8	V
	_	M,D,P,L,R	1	0	0.8	
Logic Input Currents <u>6</u> /	IIH	DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	-50	-75	μΑ
		M,D,P,L,R	122	-50	-75	•
	IIL	DRVDD = 1.8 V, 2.5V & 3.3V M,D,P,L,R	1,2,3	-10 -10	10 10	μA
LOGIC INPUTS (CSB)		M,D,P,L,R	1	-10	10	
Logic Input Voltage <u>6</u> /		DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	1.2	3.6	
Logic input voltage <u>o</u> /	VIH	M,D,P,L,R	1,2,5	1.2	3.6	V
		DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	0	0.8	
	VIL	M,D,P,L,R	1,2,3	0	0.8	V
Logic Input Currents <u>6</u> /		DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	-10	10	
Eogle input currents of	IIH	M,D,P,L,R	1,2,5	-10	10	μΑ
		DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	+40	+135	
	IIL	M,D,P,L,R	1	+40	+135	μΑ
LOGIC INPUTS (SDIO/DCS)			·	140	1135	
Logic Input Voltage <u>6</u> /		DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	1.2	DRVDD + 0.3	
Logie input voltage <u>o</u>	VIH	M,D,P,L,R	1	1.2	DRVDD + 0.3	V
		DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	0	0.8	
	VIL	M,D,P,L,R	1	0	0.8	V
Logic Input Currents <u>6</u> /		DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	-10	10	
	IIH	M,D,P,L,R	1	-10	10	μA
		DRVDD = 1.8 V, 2.5V & 3.3V	1,2,3	+40	+130	
	IIL	M,D,P,L,R		+40	+130	μA
DIGITAL OUTPUTS	- I		- <b>I</b>		1	
Logic Output Voltage <u>3</u> /	VOU	DRVDD = $3.3V$ , $I_{OH} = 50\mu A$	1,2,3	3.29		V
· · · · ·	VOH	$DRVDD = 3.3V, I_{OH} = 0.5mA$	1,2,3	3.25		V
		DRVDD = 3.3V, IoL = 1.6mA	1,2,3		0.2	V
						V
	VOL	$DRVDD = 3.3V, I_{OL} = 50\mu A$	1,2,3		0.05	v
Logic Output Voltage <u>3</u> /			1,2,3 1,2,3	1.79	0.05	V
Logic Output Voltage <u>3</u> /	VOL VOH	DRVDD = 3.3V, I <sub>OL</sub> = 50μA DRVDD = 1.8V, I <sub>OH</sub> = 50μA	1,2,3	1.79 1.75	0.05	
Logic Output Voltage <u>3</u> /		$DRVDD = 3.3V$ , $I_{OL} = 50\mu A$			0.05	V

#### **TABLE I – ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)**

TABLE I NOTES:

2/ See Section 7 Application Notes for details on Ain options, reference and timing modes and diagrams, and other product application details. 3/ Parameter is part of device initial characterization which is only repeated after design and process

changes or with subsequent wafer lots.

4/ Modes register setting: PWDN bit = FULL, Internal Power -Down bits = STBY 5/ Modes register setting: PWDN bit = STBY, Internal Power -Down bits = Normal Power Up, OE = PWDN = HIGH (External setting)

6/ Parameter verified during Accuracy Tests.

<sup>1/</sup> Ta = +25C, Ta max = +110C, Ta min = -55C. Unless otherwise noted, AVDD = 1.8 V; DRVDD = 2.5 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS enabled. OEB=PWDN = LOW (External) where exposed paddle is soldered to ground.




Figure 4 – Serial Port Interface Timing Diagram.

#### **TABLE IIA – ELECTRICAL TEST REQUIREMENTS:**

Table IIA					
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)				
Interim Electrical Parameters	1				
Final Electrical Parameters	1, 2, 3, 4, 5, 6, 9, 10, 11 <u>1</u> / <u>2</u> /				
Group A Test Requirements	1, 2, 3, 4, 5, 6, 9, 10, 11				
Group C end-point electrical parameters	1, 2, 3, 4, 5, 6, 9, 10, 11 <u>2</u> /				
Group D end-point electrical parameters	1, 2, 3, 4, 5, 6, 9, 10, 11				
Group E end-point electrical parameters	1, 4, 9				

Table IIA Notes:

PDA apply to subgroup 1 only. Delta's are not excluded from PDA. <u>1</u>/

<u>2</u>/ <u>3</u>/ See Table IIB for delta parameters.

Parameters marked with note 3/ in Table I are part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots.

Table IIB							
Parameter	Symbol	Delta	Units				
Analog Supply Current	$I_{Q_AVDD}$ (AVDD = 1.8v, DRVDD = 2.5v)	±3	mA				
Digital Output Driver Supply Current	$I_{Q_{DRVDD}}$ (AVDD = 1.8v, DRVDD = 2.5v)	±2.00	mA				
Offset Error	OFSERR (AVDD = $1.8v$ , DRVDD = $2.5v$ )	±0.12	%FSR				
Gain Error	GFSERR (AVDD = 1.8v, DRVDD = 2.5v )	±1.40	%FSR				
Differential Nonlinearity Negative	$DNL_N$ (AVDD = 1.8V, DRVDD = 2.5V)	±0.20	LSB				
Differential Nonlinearity Positive	$DNL_P$ (AVDD = 1.8V, DRVDD = 2.5V)	±0.70	LSB				

#### TABLE IIB – BURN-IN/GROUP C DELTA LIMITS

#### **5.0. BURN-IN, LIFE TEST, AND RADIATION**

#### 5.1. Burn-in test circuit, Life Test circuit

The test conditions and circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 test condition D of MIL-STD-883. Burn-in is performed at  $T_J \ge +125^{\circ}C$ .

HTRB is not applicable for this drawing.

5.2. Radiation exposure circuit.

The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A.

### 6.0. MIL-PRF-38535 QMLV EXCEPTIONS

6.1. Wafer Fabrication

Wafer fabrication occurs at a MIL-PRF-38535 QML Class Q certified facility.

6.2. Wafer Lot Acceptance (WLA)

Full WLA per MIL-STD-883 TM 5007 is not available for this product. SEM inspection per MIL-STD-883 TM2018 is not applicable to the AD9254. The wafer fabrication process is manufactured using planarized metallization.

6.3 Final test temperature range is -55°C – 110°C. No testing at +125°C.

```
6.4 240 hour Burn-in and 1000 hour Group C Life test performed at T_J \ge 125^{\circ}C (T_A = +110^{\circ}C).
```

### 7.0. Application Notes

The AD9254 architecture consists of a front-end sample-and-hold amplifier (SHA) followed by a pipelined switched capacitor ADC. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipeline architecture permits the first stage to operate on a new input sample, while the remaining stages operate on preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier (MDAC). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each stage to facilitate digital correction of flash errors. The last stage consists only of a flash ADC.

The input stage contains a differential SHA that can be ac- or dc-coupled in differential or single-ended modes. The output staging block aligns the data, carries out the error correction, and passes the data to the output buffers. The output buffers are powered from a separate supply, allowing adjustment of the output voltage swing. During power-down, the output buffers go into a high impedance state.

### ANALOG INPUT CONSIDERATIONS

The clock signal alternately switches the SHA between sample mode and hold mode (see Figure 5). When the SHA is switched into sample mode, the signal source must be capable of charging the sample capacitors and settling within one-half of a clock cycle. A small resistor in series with each input can help reduce the peak transient current required from the output stage of the driving source.

A shunt capacitor can be placed across the inputs to provide dynamic charging currents. This passive network creates a low-pass filter at the ADC input; therefore, the precise values are dependent upon the application. In IF undersampling applications, any shunt capacitors should be reduced. In combination with the driving source impedance, these capacitors would limit the input bandwidth. For more information, see Application Note AN-742, *Frequency Domain Response of Switched-Capacitor ADCs*; Application Note AN-827, *A Resonant Approach to Interfacing Amplifiers to Switched-Capacitor ADCs*; and the *Analog Dialogue* article, "Transformer-Coupled Front-End for Wideband A/D Converters."




Figure 5. Switched-Capacitor SHA Input

For best dynamic performance, the source impedances driving VIN+ and VIN- should match such that common-mode settling errors are symmetrical. These errors are reduced by the common-mode rejection of the ADC. An internal differential reference buffer creates two reference voltages used to define the input span of the ADC core. The span of the ADC core is set by the buffer to be 2 × VREF. The reference voltages are not available to the user. Two bypass points, REFT and REFB, are brought out for decoupling to reduce the noise contributed by the internal reference buffer. It is recommended that REFT be decoupled to REFB by a 0.1 µF capacitor, as described in the Layout Considerations section.

### Input Common Mode

The analog inputs of the AD9254 are not internally dc-biased. In ac-coupled applications, the user must provide this bias externally. Setting the device such that VCM =  $0.55 \times \text{AVDD}$  is recommended for optimum performance; however, the device functions over a wider range with reasonable performance. An on-board common-mode voltage reference is included in the design and is available from the CML pin. Optimum performance is achieved when the

common-mode voltage of the analog input is set by the CML pin voltage (typically 0.55 × AVDD). The CML pin must be decoupled to ground by a 0.1µF capacitor, as described in the Layout Considerations section.

#### **DIFFERENTIAL INPUT CONFIGURATIONS**

Optimum performance is achieved by driving the AD9254 in a differential input configuration. For baseband applications where SNR is a key parameter, differential transformer coupling is the recommended input configuration (see Figure 6). The CML voltage can be connected to the center tap of the secondary winding of the transformer to bias the analog input. The signal characteristics must be considered when selecting a transformer. Most RF transformers saturate at frequencies below a few megahertz, and excessive signal power can cause core saturation, which leads to distortion.




Figure 6. Differential Transformer-Coupled Configuration

At input frequencies in the second Nyquist zone and above, the noise performance of most amplifiers is not adequate to achieve the true SNR performance of the AD9254. For applications where SNR is a key parameter, transformer coupling is the recommended input. For applications where SFDR is a key parameter, differential double balun coupling is the recommended input configuration (see Figure 7).




Figure 7. Differential Double Balun Input Configuration

As an alternative to using a transformer-coupled input at frequencies in the second Nyquist zone, the AD8351 differential driver can be used (see Figure 8)




Figure 8. Differential Input Configuration Using the AD8351

In any configuration, the value of the shunt capacitor, C, is dependent on the input frequency and source impedance and may need to be reduced or removed. Table III displays recommended values to set the RC network. However, these values are dependent on the input signal and should only be used as a starting guide.

Frequency Range (MHz)	R Series (Ω)	C Differential (pF)						
0 to 70	33	15						
70 to 200	33	5						
200 to 300	15	5						
>300	15	Open						

Table III. RC Network Recommended Values

#### Single-Ended Input Configuration

Although not recommended, it is possible to operate the AD9254 in a single-ended input configuration, as long as the input voltage swing is within the AVDD supply. Single-ended operation can provide adequate performance in cost-sensitive applications.

In this configuration, SFDR and distortion performance degrade due to the large input common-mode swing. If the source impedances on each input are matched, there should be little effect on SNR performance. Figure 9 details a typical single-ended input configuration.




Figure 9. Single-Ended Input Configuration

#### **VOLTAGE REFERENCE**

A stable and accurate voltage reference is built into the AD9254. The input range is adjustable by varying the reference voltage applied to the AD9254, using either the internal reference or an externally applied reference voltage. The input span of the ADC tracks reference voltage changes linearly. The various reference modes are summarized in the following sections. The Reference Decoupling section describes the best practices and requirements for PCB layout of the reference.

#### Internal Reference Connection

A comparator within the AD9254 detects the potential at the SENSE pin and configures the reference into four possible states, as summarized in Table IV. If SENSE is grounded, the reference amplifier switch is connected to the internal resistor divider (see Figure 10), setting VREF to 1 V.




Figure 10. Internal Reference Configuration

Connecting the SENSE pin to VREF switches the reference amplifier input to the SENSE pin, completing the loop and providing a 0.5 V reference output. If a resistor divider is connected external to the chip, as shown in Figure 11, the switch sets to the SENSE pin.




Figure 11. Programmable Reference Configuration

This puts the reference amplifier in a noninverting mode with the VREF output defined as

$$VREF = 0.5(1 + \frac{R2}{R1})$$

If the SENSE pin is connected to AVDD, the reference amplifier is disabled, and an external reference voltage can be applied to the VREF pin (see the External Reference Operation section).

Selected Mode	SENSE Voltage Resulting VREF (V)		Resulting Differential Span (V p-p)
External Reference	AVDD	N/A	$2 \times \text{external reference}$
Internal Fixed Reference	VREF	0.5	1.0
Programmable Reference	0.2 V to VREF	<i>REF</i> =0.5(1+ $\frac{R2}{R1}$ ) (see Figure 11)	$2 \times VREF$
Internal Fixed Reference	AGND to 0.2 V	1.0	2.0

Table IV. Reference Configuration Summary

The input range of the ADC always equals twice the voltage at the reference pin for either an internal or an external reference. If the internal reference of the AD9254 is used to drive multiple converters to improve gain matching, the loading of the reference by the other converters must be considered. Figure 12 depicts how the internal reference voltage is affected by loading.





Figure 12. VREF Accuracy vs. Load

#### **External Reference Operation**

The use of an external reference may be necessary to enhance the gain accuracy of the ADC or improve thermal drift characteristics. Figure 13 shows the typical drift characteristics of the internal reference in both 1 V and 0.5 V modes.



When the SENSE pin is tied to AVDD, the internal reference is disabled, allowing the use of an external reference. An internal resistor divider loads the external reference with an equivalent 6 k $\Omega$  load (see Figure 14). In addition, an internal buffer generates the positive and negative full-scale references for the ADC core. Therefore, the external reference must be limited to a maximum of 1 V.




Figure 14. Equivalent VREF Circuit

### **CLOCK INPUT CONSIDERATIONS**

For optimum performance, the AD9254 sample clock inputs (CLK+ and CLK-) should be clocked with a differential signal. The signal is typically ac-coupled into the CLK+ pin and the CLK- pin via a transformer or capacitors. These pins are biased internally (see Figure 15) and require no external bias.




Figure 15. Equivalent Clock Input Circuit

### **Clock Input Options**

The AD9254 has a very flexible clock input structure. The clock input can be a CMOS, LVDS, LVPECL, or sine wave signal. Regardless of the type of signal used, the jitter of the clock source is of the most concern, as described in the Jitter Considerations section. Figure 16 shows one preferred method for clocking the AD9254. A low jitter clock source is converted from single- ended to a differential signal using an RF transformer. The back-to-back Schottky diodes across the transformer secondary limit clock excursions into the AD9254 to approximately 0.8 V p-p differential. This helps prevent the large voltage swings of the clock from feeding through to other portions of the AD9254, while preserving the fast rise and fall times of the signal, which are critical to a

low jitter performance.




Figure 16. Transformer Coupled Differential Clock

If a low jitter clock source is not available, another option is to ac-couple a differential PECL signal to the sample clock input pins as shown in Figure 17.




Figure 17. Differential PECL Sample Clock

A third option is to ac-couple a differential LVDS signal to the sample clock input pins, as shown in Figure 18.




Figure 18. Differential LVDS Sample Clock

In some applications, it is acceptable to drive the sample clock inputs with a single-ended CMOS signal. In such applications, directly drive CLK+ from a CMOS gate, while bypassing the CLK- pin to ground using a 0.1  $\mu$ F capacitor in parallel with a 39 k $\Omega$  resistor (see Figure 19). CLK+ can be directly driven from a CMOS gate. This input is designed to withstand input voltages up to 3.6 V, making the selection of the drive logic voltage very flexible. When driving CLK+ with a 1.8 V CMOS signal, biasing the CLK- pin with a 0.1  $\mu$ F capacitor in parallel with a 39 k $\Omega$  resistor (see Figure 19) is required. The 39 k $\Omega$  resistor is not required when driving CLK+ with a 3.3 V CMOS signal (see Figure 20).




Figure 19. Single-Ended 1.8 V CMOS Sample Clock




Figure 20. Single-Ended 3.3 V CMOS Sample Clock

#### **Clock Duty Cycle**

Typical high speed ADCs uses both clock edges to generate a variety of internal timing signals. As a result, these ADCs may be sensitive to clock duty cycle. Commonly, a ±5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics.

The AD9254 contains a duty cycle stabilizer (DCS) that retimes the nonsampling, or falling edge, providing an internal clock signal with a nominal 50% duty cycle. This allows a wide range of clock input duty cycles without affecting the performance of the AD9254. Noise and distortion performance are nearly flat for a wide range of duty cycles when the DCS is on.

Jitter in the rising edge of the input is still of paramount concern and is not reduced by the internal stabilization circuit. The duty cycle control loop does not function for clock rates less than 20 MHz nominally. The loop has a time constant associated with it that needs to be considered in applications where the clock rate can change dynamically. This requires a wait time of 1.5 µs to 5 µs after a dynamic clock frequency increase (or decrease) before the DCS loop is relocked to the input signal. During the time period the loop is not locked, the DCS loop is bypassed, and the internal device timing is dependent on the duty cycle of the input clock signal. In such an application, it may be appropriate to disable the duty cycle stabilizer. In all other applications, enabling the DCS circuit is recommended to maximize ac performance.

The DCS can be enabled or disabled by setting the SDIO/DCS pin when operating in the external pin mode (see Table V), or via the SPI, as described in Table VIII.

Table V. Mode Selection (External Fin Mode)						
Voltage at Pin	SCLK/DFS	SDIO/DCS				
AGND	Binary (default)	DCS disabled				
AVDD	Twos complement	DCS enabled (default)				

#### Table V. Mode Selection (External Pin Mode)

#### JITTER CONSIDERATIONS

High speed, high resolution ADCs is sensitive to the quality of the clock input. The degradation in SNR at a given input frequency ( $f_{IN}$ ) due to jitter ( $t_J$ ) is calculated as follows:  $SNR = -20 \log (2\pi \times f_{IN} \times t_J)$  In the equation, the RMS aperture jitter represents the root mean square of all jitter sources, which include the clock input, analog input signal, and ADC aperture jitter specification. IF under- sampling applications are particularly sensitive to jitter, as shown in Figure 21.




Figure 21. SNR vs. Input Frequency and Jitter

Treat the clock input as an analog signal in cases where aperture jitter can affect the dynamic range of the AD9254. Power supplies for clock drivers should be separated from the ADC output driver supplies to avoid modulating the clock signal with digital noise. The power supplies should also not be shared with analog input circuits, such as buffers, to avoid the clock modulating onto the input signal or vice versa. Low jitter, crystal-controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing, or other methods), it should be retimed by the original clock at the last step.

Refer to Application Notes AN-501, *Aperture Uncertainty and ADC System Performance*; and AN-756, *Sampled Systems and the Effects of Clock Phase Noise and Jitter*, for more in-depth information about jitter performance as it relates to ADCs.

#### POWER DISSIPATION AND STANDBY MODE

The power dissipated by the AD9254 is proportional to its sample rate (see Figure 47). The digital power dissipation is determined primarily by the strength of the digital drivers and the load on each output bit. Maximum DRVDD current ( $I_{DRVDD}$ ) can be calculated as

$$I_{DRVDD} = V_{DRVDD} \ x \ C_{LOAD} \ x \ \frac{f_{CLK}}{2} \ x \ N$$

where N is the number of output bits, 14 in the AD9254.

This maximum current occurs when every output bit switches on every clock cycle, that is, a full-scale square wave at the Nyquist frequency,  $f_{CLK}/2$ . In practice, the DRVDD current is established by the average number of output bits switching, which is determined by the sample rate and the characteristics of the analog input signal. Reducing the capacitive load presented to the output drivers can minimize digital power consumption. The data in Figure 22 was taken under the same operating conditions as the data for the Typical Performance Characteristics section, with a 5 pF load on each output driver.




Figure 22. AD9254 Power and Current vs. Clock Frequency f<sub>IN</sub> = 30 MHz

#### Power-Down Mode

By asserting the PDWN pin high, the AD9254 is placed in power- down mode. In this state, the ADC typically dissipates 1.8 mW. During power-down, the output drivers are placed in a high impedance state. Reasserting the PDWN pin low returns the AD9254 to its normal operational mode. This pin is both 1.8 V and 3.3 V tolerant.

Low power dissipation in power-down mode is achieved by shutting down the reference, reference buffer, biasing networks, and clock. The decoupling capacitors on REFT and REFB are discharged when entering power-down mode and then must be recharged when returning to normal operation. As a result, the wake-up time is related to the time spent in power-down mode; and shorter power-down cycles result in proportionally shorter wake-up times. With the recommended 0.1  $\mu$ F decoupling capacitors on REFT and REFB, it takes approximately 0.25 ms to fully discharge the reference buffer decoupling capacitors and 0.35 ms to restore full operation.

#### Standby Mode

When using the SPI port interface, the user can place the ADC in power-down or standby modes. Standby mode allows the user to keep the internal reference circuitry powered when faster wake-up times are required (see the

## Memory Map section). **DIGITAL OUTPUTS**

The AD9254 output drivers can be configured to interface with 1.8 V to 3.3 V logic families by matching DRVDD to the digital supply of the interfaced logic. The output drivers are sized to provide sufficient output current to drive a wide variety of logic families. However, large drive currents tend to cause current glitches on the supplies that may affect converter performance. Applications requiring the ADC to drive large capacitive loads or large fan-outs may require external buffers or latches. The output data format can be selected for either offset binary or twos complement by setting the SCLK/DFS pin when operating in the external pin mode (see Table V). As detailed in the *Interfacing to High Speed ADCs via SPI* user manual, the data format can be selected for either offset binary, twos complement, or Gray code when using the SPI control.

#### Out-of-Range (OR) Condition

An out-of-range condition exists when the analog input voltage is beyond the input range of the ADC. OR is a digital output that is updated along with the data output corresponding to the particular sampled input voltage. Thus, OR has the same pipeline latency as the digital data.




Figure 23. OR Relation to Input Voltage and Output Data

OR is low when the analog input voltage is within the analog input range and high when the analog input voltage exceeds the input range, as shown in Figure 23. OR remains high until the analog input returns to within the input range and another conversion is completed. By logically AND'ing the OR bit with the MSB and its complement, overrange high or underrange low conditions can be detected. Table VI is a truth table for the overrange/underrange circuit in Figure 24, which uses NAND gates.




Figure 24. Overrange/Underrange Logic

Table VI. Overrange/Underrange Truth Table

OR	MSB	Analog Input Is:				
0	0	Within range				
0	1	Within range				
1	0	Underrange				
1	1	Overrange				

#### Digital Output Enable Function (OEB)

The AD9254 has three-state ability. If the OEB pin is low, the output data drivers are enabled. If the OEB pin is high, the output data drivers are placed in a high impedance state. This is not intended for rapid access to the data bus. Note that OEB is referenced to the digital supplies (DRVDD) and should not exceed that supply voltage.

#### TIMING

The lowest typical conversion rate of the AD9254 is 10 MSPS. At clock rates below 10 MSPS, dynamic performance can degrade. The AD9254 provides latched data outputs with a pipeline delay of twelve clock cycles. Data outputs are available one propagation delay (t<sub>PD</sub>) after the rising edge of the clock signal. The length of the output data lines and the loads placed on them should be minimized to reduce transients within the AD9254. These transients can degrade the dynamic performance of the converter.

#### Data Clock Output (DCO)

The AD9254 also provides data clock output (DCO) intended for capturing the data in an external register. The data outputs are valid on the rising edge of DCO, unless the DCO clock polarity has been changed via the SPI. See Figure 3 for a graphical timing description.

Table VII. Output Data Format								
Input (V)	Condition (V)	Binary Output Mode	Twos Complement Mode	Gray Code Mode	OR			
VIN+-VIN-	< VREF 0.5 LSB	00 0000 0000 0000	10 0000 0000 0000	11 0000 0000 0000	1			
VIN+-VIN-	= -VREF	00 0000 0000 0000	10 0000 0000 0000	11 0000 0000 0000	0			
VIN+-VIN-	= 0	10 0000 0000 0000	00 0000 0000 0000	00 0000 0000 0000	0			
VIN+-VIN-	= +VREF – 1.0 LSB	11 1111 1111 1111	01 1111 1111 1111	10 0000 0000 0000	0			
VIN+-VIN-	> +VREF – 0.5 LSB	11 1111 1111 1111	01 1111 1111 1111	10 0000 0000 0000	1			

#### Table VII. Output Data Format

#### SERIAL PORT INTERFACE (SPI)

The AD9254 serial port interface (SPI) allows the user to configure the converter for specific functions or operations through a structured register space provided inside the ADC. This provides the user added flexibility and customization depending on the application. Addresses are accessed via the serial port and may be written to or read from via the port. Memory is organized into bytes that are further divided into fields, as documented in the Memory Map section. For detailed operational information, see the *Interfacing to High Speed ADCs via SPI* user manual.

#### **CONFIGURATION USING THE SPI**

As summarized in Table VIII, three pins define the SPI of this ADC. The SCLK/DFS pin synchronizes the read and write data presented to the ADC. The SDIO/DCS dual-purpose pin allows data to be sent to and read from the internal ADC memory map registers. The CSB pin is an active low control that enables or disables the read and write cycles.

lable VIII.	Serial Port Interface Pins Pin Name Function
SCLK/DFS	SCLK (serial clock) is the serial shift clock in.
	SCLK synchronizes serial interface reads and
	writes.
SDIO/DCS	SDIO (serial data input/output) is a dual-
	purpose pin. The typical role for this pin is an
	input and output, depending on the
	instruction being sent and the relative
	position in the timing frame.
CSB	CSB (chip select bar) is an active-low control
	that gates the read and write cycles.

### Table VIII. Serial Port Interface Pins Pin Name Function

The falling edge of the CSB in conjunction with the rising edge of the SCLK determines the start of the framing. Figure 4 and Table IX provide examples of the serial timing and its definitions.

Other modes involving the CSB are available. The CSB can be held low indefinitely to permanently enable the device (this is called streaming). The CSB can stall high between bytes to allow for additional external timing. When CSB is tied high, SPI functions are placed in a high impedance mode. This mode turns on any SPI pin secondary functions.

During an instruction phase, a 16-bit instruction is transmitted. Data follows the instruction phase and the length is determined by the W0 bit and the W1 bit. All data is composed of 8-bit words. The first bit of each individual byte of serial data indicates whether a read or write command is issued. This allows the serial data input/output (SDIO) pin to change direction from an input to an output.

In addition to word length, the instruction phase determines if the serial frame is a read or write operation, allowing the serial port to be used to both program the chip as well as read the contents of the on-chip memory. If the instruction is a readback operation, performing a readback causes the serial data input/output (SDIO) pin to change direction from an input to an output at the appropriate point in the serial frame.

Data can be sent in MSB- or in LSB-first mode. MSB first is the default on power-up and can be changed via the configuration register. For more information, see the *Interfacing to High Speed ADCs via SPI* user manual.

tos	Setup time between data and rising edge of
CDS	SCLK
t <sub>DH</sub>	Hold time between data and rising edge of SCLK
<b>t</b> clk	Period of the clock
ts	Setup time between CSB and SCLK
tн	Hold time between CSB and SCLK
tHI	Minimum period that SCLK should be in a logic
чні	high state
<b>t</b> io	Minimum period that SCLK should be in a logic
LO	low state

#### Table IX. SPI Timing Diagram Specifications Name Description

#### HARDWARE INTERFACE

The pins described in Table VIII comprise the physical interface between the user's programming device and the serial port of the AD9254. The SCLK and CSB pins function as inputs when using the SPI interface. The SDIO pin is bidirectional, functioning as an input during write phases and as an output during readback.

The SPI interface is flexible enough to be controlled by either PROM or PIC microcontrollers. This provides the user with the ability to use an alternate method to program the ADC. One method is described in detail in Application Note AN-812, *Microcontroller-Based Serial Port Interface Boot Circuit*.

When the SPI interface is not used, some pins serve a dual function. When strapped to AVDD or ground during device power on, the pins are associated with a specific function.

#### **CONFIGURATION WITHOUT THE SPI**

n applications that do not interface to the SPI control registers, the SDIO/DCS and SCLK/DFS pins serve as standalone CMOS-compatible control pins. When the device is powered up, it is assumed that the user intends to use the pins as static control lines for the output data format and duty cycle stabilizer (see Table V). In this mode, the CSB chip select should be connected to AVDD, which disables the serial port interface. For more information, see the *Interfacing to High Speed ADCs via SPI* user manual.

#### **MEMORY MAP**

#### **READING THE MEMORY MAP REGISTER TABLE**

Each row in the memory map register table has eight address locations. The memory map is roughly divided into three sections: the chip configuration registers map (Address 0x00 to Address 0x02), the device index and transfer registers map (Address 0x08 to Address 0x18).

Table X displays the register address number in hexadecimal in the first column. The last column displays the default value for each hexadecimal address. The Bit 7 (MSB) column is the start of the default hexadecimal value given. For example, Hexadecimal Address 0x14, output\_phase, has a hexadecimal default value of 0x00. This means Bit 3 = 0, Bit 2 = 0, Bit 1 = 1, and Bit 0 = 1 or 0011 in binary. This setting is the default output clock or DCO phase adjust option. The default value adjusts the DCO phase  $90^{\circ}$  relative to the nominal DCO edge and  $180^{\circ}$  relative to the data edge. For more information on this function, consult the *Interfacing to High Speed ADCs via SPI* user manual.

#### **Open Locations**

Locations marked as open are currently not supported for this device. When required, these locations should be written with 0s. Writing to these locations is required only when part of an address location is open (for example, Address 0x14). If the entire address location is open (Address 0x13), then the address location does not need to be written.

#### **Default Values**

Coming out of reset, critical registers are loaded with default values. The default values for the registers are shown in Table X.

#### Logic Levels

An explanation of two registers follows:

• "Bit is set" is synonymous with "Bit is set to Logic 1" or "Writing Logic 1 for the bit."

• "Clear a bit" is synonymous with "Bit is set to Logic 0" or "Writing Logic 0 for the bit."

#### SPI-Accessible Features

A list of features accessible via the SPI and a brief description of what the user can do with these features follows. These features are described in detail in the *Interfacing to High Speed ADCs via SPI* user manual.

- Modes: Set either power-down or standby mode.
- Clock: Access the DCS via the SPI.
- Offset: Digitally adjust the converter offset.
- Test I/O: Set test modes to have known data on output bits.
- Output Mode: Setup outputs, vary the strength of the output drivers.
- Output Phase: Set the output clock polarity.
- VREF: Set the reference voltage.

### MEMORY MAP REGISTER TABLE

Addr. (Hex)	Memory Map Parameter Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Default Notes/ Comments
<u>Chip Cc</u> 0	onfiguration R chip_port_ config	o	LSB first 0 = Off (Default) 1 = On	Soft reset 0 = Off (Default) 1 = On	1	1	Soft reset 0 = Off (Default) 1 = On	LSB first 0 = Off (Default) 1 = On	0	0x18	The nibbles should be mirrored. See the Interfacing to High Speed ADCs via SPI user manual.
1	chip_id		p ID Bits 7:0 (							Read only	Default is unique chip ID, different for each device.
2	chip_grade	Open	Open	Open	Open	Child ID 0 = 150 MSPS	Open	Open	Open	Read only	Child ID used to differentiate speed grades.
	Index and Tra			•	•			T	T		
FF	device_up date	Open	Open	Open	Open	Open	Open	Open	SW transf er	0x00	Synchronou sly transfers data from the master shift register to the slave.
	ADC Function			-	-		-				-
8	modes	Open	Open	PDWN 0—Full 1— Standby	Open	Open	000—norr 001—full standby 0 up) Note: Exte overrides	ower-down nal (power-d power-dowr 11—normal rnal PDWN this setting.	ир) 1 010— (power- pin	0x00	Determines various generic modes of chip operation. See the Power Dissipation and Standby Mode and the SPI- Accessible Features sections.
9	clock	Open	Open	Open	Open	Open	Open	Open	Duty cycle stabili zer 0 disabl ed 1 enabl ed	0x01	See the Clock Duty Cycle section and the SPI- Accessible Features section.

### MEMORY MAP REGISTER TABLE

Table X. Memory Map Register (Continued)

Addr. (Hex)	Memory Map Parameter Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Default Notes/ Comments
	e ADC Functio	ons		-							
10	offset			Digital Offse 011111 011110 011101  000010 000001	et Adjust<5:0	>		Offset in +31 +30 +29 +2 +1	i LSBs	0x00	Adjustable for offset inherent in the converter. See SPI- Accessible Features
				000000 111111 111110 111101 				0 (Defaul -1 –2 –3	lt)		section.
				100001 100000				-31 -32			
	test_io			PN23 0 = normal (Default) 1 = reset	PN9 0 = normal (Default) 1 = reset		000—off 001—mi 010—+F 011— -F 100—ch 101—PN 110-PN9 111-one	utput Test dscale shor S short S short ecker board 23 sequer /zero word	rt d output ice i toggle	0x00	See the Interfacing to High Speed ADCs via SPI user manual.
14	output_m ode	Output Dr Configurat 00 for DR\ 2.5 V to 3.3 10 for DRV 1.8 V	tion /DD = 3 V	Open	Output Disable 1— disabled 0— enabled <sup>1</sup>	Open	Output Data Invert 1 = invert	put Data Format Select ert 00—offset binary (default) 01—twos		0x00	Configures the outputs and the format of the data.
16	output_p hase	Output Clock Polarity 1 = inverted 0 = normal (Default)	Open	Open	Open	Open	Open	Open	Open	0x00	See the SPI- Accessible Features section.
18	VREF	Internal Re Resistor Di 00—VREF 01—VREF 10—VREF 11—VREF (Default)	vider = 1.25 V = 1.5 V = 1.75 V	Open	Open	Open	Open	Open	Open	0xC0	See the SPI- Accessible Features section.

<sup>1</sup> External output enable (OEB) pin must be high.

### 8.0. Package Outline Dimensions

Dimensions shown in millimeters




Figure 25: 52-Lead Quad Flat Pack [CQFP] 10 mm × 10 mm Body<sup>1</sup>

<sup>1</sup>It is required that the exposed paddle be soldered to the AGND plane to achieve the best electrical and thermal performance.

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD9254R703F	–55°C to +110°C	52-Quad Flat Pack (CQFP)	QS-52

### 9.0. Revision History

Rev	Description of Change	Date
А	Initial Release.	10/10/2011
В	Updated Delta parameters and added note 6.4	11/8/2011
С	Added radiation feature details, corrected ordering guide model and updated package outline dimension drawing and package description.	03/01/2018

© 2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Printed in the U.S.A. 03/18



www.analog.com