

AD9375 INTEGRATED WIDEBAND RF TRANSCEIVER with Digital Predistortion (DPD) Engine

Ultralow Power DPD Solution Integrated with Award Winning AD9371 Wideband Transceiver



Ultralow Power DPD

- Solution consumes 10× less power than alternative solutions
- DPD algorithm optimized for power and area restricted 3G/4G small cell and massive MIMO applications up to 40 MHz bandwidth
- Enables use of high efficiency power amplifier (PA) to reduce system power consumption

Highly Integrated, Versatile Solution

- Smart system partition: DPD integration reduces interface bandwidths and SERDES lanes by 50%, resulting in lower system power consumption and smaller form factors
- Versatility: offers a common platform design for small cell and massive MIMO applications, covering all 3GPP frequency bands: 300 MHz to 6 GHz

Reduced FPGA Size and Cost

 Requires fewer FPGA resources and SERDES lanes, simplifying FPGA and reducing overall FPGA cost

Ease of Use

- Complete development toolkit to accelerate time to market
- Library of PAs tested in collaboration with leading PA vendors
- > Detailed user guides, complete application program interface (API), control GUIs
- Evaluation kit with PA daughtercard
- Complete 2 × 2 LTE, 250 mW small cell radio reference design

Environmentally Friendly

Reduce base station carbon footprint with lowest power consumption DPD solution on the market

Applications





- 3G/4G small cell base stations (BTS)
- 3G/4G massive MIMO/active antenna systems





Image: Second Second

AD9375 Functionality

- Dual differential transmitters (Tx)
- Dual differential receivers (Rx)
- Observation receiver (ORx) with 2 inputs
- Sniffer receiver (SnRx) with 3 inputs
- Fully integrated ultralow power DPD actuator and adaptation engine for PA linearization
- DPD block power consumption <100 mW</p>
- Linearization signal bandwidth (BW) to 40 MHz
- Supports 3G/4G waveforms
- Tunable range: 300 MHz to 6 kHz
- Transmitter synthesis BW to 250 MHz
- Receiver BW: 8 MHz to 100 MHz
- Supports frequency division duplex (FDD) and time division duplex (TDD) operation
- Fully integrated independent fractional-N radio frequency (RF) synthesizers for transmitters, receivers, observational receivers, and clock generation
- JESD204B digital interface
- Pin compatible with AD9371

RadioVerse™ Ecosystem and Partnerships

ADI has partnered with leading PA vendors to optimize linearization performance with high efficiency PAs and *AD9375* DPD. Reports for PAs with a range of different output powers and frequencies are available, enabling the system designer to quickly choose a PA suitable for their system. See the library of tested PA reports on *analog.com/radioverse*.

ADI has partnered with BenetelTM to develop a complete 2×2 LTE, 250 mW small cell radio reference design. The reference design contains all components required to implement the radio functionality from JESD204B to antenna, reducing small cell product development time and accelerating time to market.



Evaluation, Prototyping, and Reference Design Options

ADI provides a full set of software and hardware tools for evaluation, prototyping, and reference design. The following table outlines the available hardware and software tools.

	FMC Mezzanine Cards	FMC Motherboards	FPGA Design	Control and Data Capture
Evaluation System	 ADRV9375-N/PCBZ High efficiency power amplifier daughter card 	Xilinx [®] ZC706	 Binary image provided, verified with Xilinx JESD204B IP 	 Operating system agnostic API source in ANSIC Transceiver configuration and data capture via the <i>AD937x</i> Windows* GUI DPD configuration via the AD9375 DPD GUI
Prototyping Platform	 ADRV9375-N/PCBZ High efficiency power amplifier daughter card 	 Variety of Xilinx development boards 	Publicly available HDL on GitHub, verified with Xilinx and Altera [®] JESD204B cores	 Open-source Linux driver Open-source Linux IIO device driver Steams data to GNU radio, MATLAB[*], and Simulink[*]
Small Cell Radio Reference Design	 ADRV-DPD1/PCBZ with interposer card 	Xilinx ZC706	 Binary image provided, verified with Xilinx JESD204B IP 	 Command/control and data capture via the AD937x Windows GUI

Radio System Block Diagram with AD9375 DPD



EngineerZone® Online Support Community

Engage with the Analog Devices technology experts in our online support community. Ask your tough design questions, browse FAQs, or join a conversation.

Visit ez.analog.com

Circuits from the Lab Reference Designs

Circuits from the Lab[®] reference designs are built and tested by ADI engineers with comprehensive documentation and factory-tested evaluation hardware.

Visit analog.com/cftl



Circuits from the Lab[®] Reference Designs

Analog Devices, Inc. Worldwide Headquarters

Analog Devices, Inc. One Technology Way P.O. Box 9106 U.S.A. Tei: 781.329.4700 (800.262.5643, U.S.A. only) Fax: 781.461.3113

Analog Devices, Inc. Europe Headquarters

Analog Devices GmbH Otl-Aicher-Str. 60-64 80807 München Germany Tel: 49.89.76903.0 Fax: 49.89.76903.157

Analog Devices, Inc. Japan Headquarters

Analog Devices, KK New Pier Takeshiba South Tower Building 1-16-1 Kaigan, Minato-ku, Tokyo, 105-6891 Japan Tel: 813.5402.8200 Fax: 813.5402.1064

Analog Devices, Inc. Asia Pacific Headquarters

Analog Devices 5F, Sandhill Plaza 2290 Zuchongzhi Road Zhangjiang Hi-Tech Park Pudong New District Shanghai, China 201203 Tel: 86.21.2320.8000 Fax: 86.21.2320.8222 ©2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Ahead of What's Possible is a trademark of Analog Devices. PH15682-0-6/17(A)

analog.com/radioverse

