ANALOG DEVICES

FEATURES

300 MHz Small Signal Bandwidth 200 MHz Large Signal BW (4 V p-p) High Slew Rate: 2200 V/ μ s Low Distortion: -60 dB @ 20 MHz Fast Settling: 15 ns to 0.01% 2.2 nV/ $\sqrt{\text{Hz}}$ Spectral Noise Density ±3 V Supply Operation

APPLICATIONS

ADS Input Driver Differential Amplifiers IF/RF Amplifiers Pulse Amplifiers Professional Video DAC Current-to-Voltage Baseband and Video Communications Active Filters/Integrators/Log Amps

GENERAL DESCRIPTION

The AD9624 is one of a family of very high speed and wide bandwidth amplifiers utilizing a voltage feedback architecture. These amplifiers define a new level of performance for voltage feedback amplifiers, especially in the categories of large signal bandwidth, slew rate, settling, low distortion, and low noise.

Proprietary design architectures have resulted in an amplifier family that combines the most attractive attributes of both current feedback and voltage feedback amplifiers. The AD9624 exhibits extraordinarily accurate and fast pulse response characteristics (8 ns settling to 0.1%) as well as extremely wide small and large signal bandwidth previously found only in current feedback amplifiers. When combined with balanced high impedance inputs and low input noise current more common to voltage feedback architectures, the AD9624 offers performance not previously available in a monolithic operational amplifier.

*Protected by U.S. Patent 5,150,074 and others pending.

Wideband Voltage Feedback Amplifier

AD9624*

CONNECTION DIAGRAM



OPTIONALCAPACITOR CB CONNECTED HERE DECREASES SETTLING TIME (SEE TEXT).

Other members of the AD962X amplifier family are the AD9621 (G = +1), AD9622 (G = +2), and the AD9623 (G = +4). A separate data sheet is available from Analog Devices for each model. Each generic device has been designed for a different minimum stable gain setting, allowing users flexibility in optimizing system performance. Dynamic performance specifications such as slew rate, setting/time, and distortion vary from model to model. The table below summarizes key performance attributes for the AD962X family and can be used as a selection guide.

The AD9624 is offered in industrial and military temperature ranges. Industrial versions are available in plastic DIP, SOIC, and cerdip; MIL versions are packaged in cerdips.

PRODUCT HIGHLIGHTS

- 1. Wide Large Signal Bandwidth
- 2. High Slew Rate
- 3. Fast Settling
- 4. Low Distortion
- 5. Output Short-Circuit Protected
- 6. Low Intermodulation Distortion of High Frequencies

Parameter	AD9621	AD9622	AD9623	AD9624	Units
Minimum Stable Gain	+1	+2	+4	+6	V/V
Harmonic Distortion (20 MHz)	-52	-66	-64	-66	dB
Large Signal Bandwidth (4 V p-p)	130	160	190	200	MHz
SSBW (0.5 V p-p)	350	220	270	300	MHz
Slew Rate	1200	1500	2100	2200	V/µs
Rise/Fall Time (0.5 V Step)	2.4	1.7	1.6	1.5	ns
Settling Time (to 0.1%/0.01%)	7/11	8/14	8/14	8/14	ns
Input Noise (0.1 MHz – 200 MHz)	80	49	36	32	μV rms

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

AD9624—SPECIFICATIONS DC ELECTRICAL CHARACTERISTICS ($\pm V_s = \pm 5 V$, $R_{LOAD} = 100 \Omega$; $A_V = +8$; $R_F = 510 \Omega$, unless otherwise noted)

			Test	AD9624AN/AQ/AR AD9624SQ		6Q				
Parameter	Conditions	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
DC SPECIFICATIONS ¹										
Input Offset Voltage		+25°C	I	-8	± 2	+8	-8	± 2	+8	mV
I and a second second		Full	VI	-10		+10	-10		+10	mV
Input Bias Current		+25°C	I		7	12		7	12	μA
1		Full	VI			16			16	μA
Bias Current TC		Full	V		35			35		nA/°C
Input Offset Current		+25°C	Ι	-2	± 0.3	+2	-2	±0.3	+2	μA
		Full	VI	-3		+3	-3		+3	μA
Offset Current TC		Full	V		2.5			2.5		nA/°C
Input Resistance		+25°C	V		500			500		kΩ
Input Capacitance		+25°C	V		1.2			1.2		pF
Common Mode Range		Full	VI	± 3.0	±3.4		± 3.0	±3.4		V
Common-Mode Rejection Ratio	$\Delta V_{CM} = 1 V$	+25°C		52	63		52	63		dB
Open-Loop/Gain	VOUT = +2 V p-p	+25°C		120	74			74		dB
Output Vortage Range	(\bigcirc)	Full		± 3.0	± 3.4		± 3.0	± 3.4		V m A
Ourput Eurrent	$\land \lor \lor \checkmark$	Fun +25°C		60	10		00	10		mA
	$ \land \land$		N F	7	0.5			0.5		52
FREQUENCY DOMAIN)		/	Г	<u> </u>				
Small Signal Bandwidth		/		/		\sim		_		
$A_V = 6$	$V_{OUT} = 0.4 V p - p$	Full	/IV/ /	200	300		+200L	300-	<u> </u>	MHz
$A_V = 8$	$V_{OUT} = 0.4 V p p$	Full	/ II/ /	130	1 \$ 0		130	790		MHz
Large Signal Bandwidth	$V_{OUT} = 4 V p - p$	+25°C	V 4		1 70 [1	170/		MHz
Amplitude of Peaking	Full Spectrum	Full		-7	PL	0.4		0	0.4	d₿ ─┘
Amplitude of Peaking $(A_V = 6)$	Full Spectrum	+25°C	IV		10.2	1.2	7	10.2	1.2	dB
Amplitude of Roll-off	DC to 100 MHz	Full			0.6	7.6	1 /	0.6	1.6	ATE-
Phase Nonlinearity	0.3 to 100 MHz	+25°C			0.7	50				Degree
2nd Harmonic Distortion	2 V p-p; 20 MHz	Full			-60	-52		-60	-32	dBc
Srd Harmonic Distortion	2 v p-p; 20 MHz	Full			-12	-04		-12	-04	
Spectral Input Noise Voltage	$\frac{\omega}{1}$ to 20 MHz	+25°C	V		+ 50 2 2			+30 2 2		
Spectral Input Noise Current	1 to 200 MHz	+25°C	V		2.2			2.2 2.5		$n\Delta/\sqrt{Hz}$
Average Equivalent Integrated		1250	v		2.5			2.5		
Input Noise Voltage	0.1 to 200 MHz	+25°C	v		32			32		uV rms
		5 0	•		52			52		μι πισ
TIME DOMAIN					• • • • •			• • • • •		TT (
Slew Rate	$V_{OUT} = 5 V Step$	Full	IV	1400	2000		1400	2000		V/µs
Rise/Fall Time	$V_{OUT} = 0.5 V$ Step	+25°C			1.8			1.8		ns
Orrestation	$V_{OUT} = 5 V Step$	Full			2.6	3.2		2.6	3.2	ns
Oversnoot Settling Time	$v_{OUT} = 2 v \text{ Step}$	Full	10		0	1		0	1	%0
Setting Time $T_{2} = 0.1\%$	V - 2 V Stop	±25°C	v		0			0		
$T_0 0.1\%$	$V_{OUT} = 2 V Step$		W		0 15	20		0 15	20	ns
$T_{0} = 0.1\%^{2}$	$V_{OUT} = 2 V Step$	1°un +25°C	V		0	20		0	20	ns
$T_0 0.01\%^2$	$V_{OUT} = 4 V Step$	+25°C	V		17			17		ns
Overdrive Recovery	$2 \times to + 2 \text{ mV}$	+25°C	v		130			130		ns
Differential Gain (4 3 MHz)	$R_{\rm r} = 150 \Omega$	+25°C	v		0.015	5		0.015		%
Differential Phase (4.3 MHz)	$R_{I} = 150 \Omega$	+25°C	v		< 0.01	l I		< 0.01	l	Degree
POWER SUPPLY REQUIREMENT	S*	E 11	13.7	2.0	F 0		20	F 0		X 7
Supply voltage $(\pm V_S)$		Full	11	5.0	5.0	5.5	3.0	5.0	5.5	v
		Eall	VT		02	20		02	20	
τι _S Ι_	$+v_{S} - + 5v$ $V_{z} - 5V$	Full Full			23 22	29 20		23 22	29 20	mA
-15 Power Supply Rejection Ratio	$\int V_{S} = -\int V$	+25°C	T	60	29 70	49	60	29 70	49	dB
rower suppry Rejection Ratio		125 C	-		10		100	10		u u u

NOTES

¹Measured at $A_V = 21$.

 $^2\text{Measured}$ with a 0.001 μF C_B capacitor connected across Pins 1 and 8.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltages $(\pm V_S)$ ± 6 V
Common-Mode Input Voltage $\ldots \ldots \pm V_S$
Differential Input Voltage
Continuous Output Current ² 90 mA
Operating Temperature Ranges
AN, AQ, AR
SQ
Storage Temperature
Ceramic65°C to +150°C
Plastic65°C to +125°C
Junction Temperature
Ceramic ³
Plastic ³ +150°C
Lead Soldering Temperature (1 minute) ⁴ +220°C
NOTES
¹ Absolute maximum ratings are limiting values to be applied individually, and
beyond which the serviceability of the circuit may be impaired. Functional
operability is not necessarily implied. Exposure to absolute maximum rating
conditions for an extended period of time may affect device reliability.
Qutput is short-circuit protected; for maximum reliability 90 mA continuous

current should no pical thermal npe**d**ances (r lered or boar io air llow Ceramic DIP $\theta_{IA} = 100^{\circ}C$ XX7 Plastic SOIC: 195°C/W /W/ 44 θ_{IA} θ_{IC} $\theta_{IA} = 90^{\circ}C/W; \theta_{JC} =$ Plastic DIP:

⁴Temperature shown is for surface mount vapor p nounted ase soldering. Throughhole devices (ceramic and plastic DIPs) ca be soldered +300°C for 10 seconds.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD9624AN	–40°C to +85°C	8-Pin Plastic DIP	N-8
AD9624AQ	-40° C to $+85^{\circ}$ C	8-Pin Cerdip	Q-8
AD9624AR	-40° C to $+85^{\circ}$ C	8-Pin SOIC	R-8
AD9624SQ	–55°C to +125°C	8-Pin Cerdip	Q-8

EXPLANATION OF TEST LEVELS Test Level

I – 100% production tested.

f be xceed

- II -100% production tested at +25°C, and sample tested at specified temperatures. AC testing of "A" grade devices done on sample basis.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.



THEORY OF OPERATION

The AD9624 is a wide bandwidth voltage feedback amplifier that is guaranteed for minimum gain stability of +6. Since its open-loop frequency response follows the conventional 6 dB/ octave roll-off, its gain bandwidth product is basically constant. Increasing its closed-loop gain results in a corresponding decrease in small signal bandwidth. The AD9624 typically maintains a 60 degree unity loop gain phase margin with $R_F \cong 510 \Omega$. This high margin minimizes the effects of signal and noise peaking.

Feedback Resistor Choice

At minimum stable gain (+6), the AD9624 provides optimum dynamic performance with $R_F = 510 \Omega$. When using this value and following the high speed layout guidelines, a shunt capacitor (C_F) should not be required. This value for R_F provides the best combination of wide bandwidth, low peaking, and distortion.

However, if improved gain flatness is desired, a shunt capacitor $(C_{\rm F})$ will provide extra phase margin. This reduces both overshoot and peaking with only a slight reduction of bandwidth.

As an example, if the amplifier exhibits (worst case) peaking of 1.2 dB with $R_G R_F = 85 \Omega$ (A_V = 6), then using a C_F of $\approx 0.5 \text{ pF}(\text{two 1 pF capacitors in series})$ across R_F will reduce this peaking to 0 dB. In addition, overshoot, noise, and settling time (<0/01%) will also improve. This comes at the expense of slightly decreased closed-loop bandwidth due to the R $\times C_{\rm F}$ time constant created.

If the equivalent input capacitance greatly exceeds 4 pF (due to source drive or long input traces to the amplifier), then added shunt capacitance (C_F) will be neg essary to maintain stability at minimum gain.

As a rule of thumb, if the product of $R_F \| R_G \times C_I \leq 300 \times 1$ seconds, then C_F is not required (for maximum bandwidth applications) and the amplifier's phase margin will maintain about 60°. Generally, this should be the case.

Pulse Response

Unlike a traditional voltage feedback amplifier in which slew speed is usually dictated by its front end dc quiescent current and gain bandwidth product, the AD9624 provides "on demand" transconductance current that increases proportionally to the input "step" signal amplitude. This results in slew speeds (2000 V/us) comparable to wideband current feedback designs. This, combined with relatively low input noise current $(2.5 \text{ pA/}\sqrt{\text{Hz}})$, gives the AD9624 the best attributes of both voltage and current feedback amplifiers.

Chip Layout



Figure 1. Transimpedance Configuration Figure 2. Inverting Gain Connection Diagram

Lavout Considerations



Figure 3. Noninverting Gain Connection Diagram

Bootstrap Capacitor (C_B)

In most applications, the C_B capacitor should not be required. Under certain conditions, it can be used to further enhance set tling time performance.

C_F

The C_B capacitor (0.001 μ F) connects to the internal high impedance nodes of the amplifier. Using this capacitor will reduce the large signal (4 V) step output settling time by 3 ns to 5 ns for 0.05% or greater accuracy. For settling accuracy less than 0.05% or for smaller step sizes, its effect will be less apparent.

Under heavy slew conditions, this capacitor forces the internal signal (initial step) amplitude to be controlled by the "on" (slewed) transistor, preventing its complement from completely turning off. This allows for faster settling time of these (internal) nodes and also the output.

In the frequency domain, total (high frequency) distortion will be approximately the same with or without C_B . Typically, the 3rd harmonic will be greater than the 2nd without C_B . This will be reversed with C_B in place.

APPLICATIONS

The AD9624 is a voltage feedback amplifier and is well suited for such applications as active filters, and log amplifiers. The device's wide bandwidth (190 MHz), phase margin (65°), low noise current (2.5 pA / $\sqrt{\text{Hz}}$), and slew rate (2000 V/µs) give higher performance capabilities to these applications over previous voltage feedback designs.

Its settling time of 15 ns to 0.01% and 8 ns to 0.1%, and its low harmonic distortion make it a good for choice for ADC signal amplification. With superb linearity at relatively high signal frequencies, it is an ideal driver for ADCs up to 14 bits.

As with all wide bandwight components, printed circuit layout is critical to obtain best dynamic performance with the AD9624. The ground plane in the area of the amplifier and its associated components should cover as much of the component side of the board as possible (or first interior layer of a multilayer surface mount board). The ground plane should be removed in the area of the inputs and R_F and R_G to minimize stray capacitance at the input. The

and R_F and R_G to minimize stray capacitance at the input. The same precaution should be used for C_B , if used. Each power supply trace should be decoupled close to the package with a 0.1 μ F ceramic capacitor, plus a 6.8 μ F tantalum nearby.

All lead lengths for input, output, and feedback resistor should be kept as short as possible. All gain setting resistors should be chosen for low values of parasitic capacitance and inductance, i.e., microwave resistors and/or carbon resistors.

Stripline techniques should be used for lead lengths in excess of one inch. Sockets should be avoided if at all possible because of their high series inductance. If sockets are necessary, individual pin sockets such as AMP p/n 6-330808-3 should be used. These contribute far less stray reactance than molded socket assemblies.

An evaluation board is available from Analog Devices for a nominal charge.



AD9624

