




REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


# AD9642 / AD9634 ENG (SOCKET)

## DUT

THE FOOTPRINT FOR THIS SOCKET NEEDS TO BE CHECKED AGAINST THE DRAWING




LAYOUT: DECOUPLING QUANTITY MAY VARY LAYOUT DEPENDING



	<b>SCHEMATIC</b>		
	9642 & 9634 ENGINEERING EVAL. PCB AD9642 Engineering Board		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9642EE01	REV B
PTD ENGINEER <PTD_ENGINEER>	SIZE <b>D</b>	SCALE NONE	SHEET 1 OF 6

# POWER

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




OPTIONAL SWITCHING SUPPLY

	<b>SCHEMATIC</b>		
	9642 & 9634 ENGINEERING EVAL. PCB		
	AD9642 Engineering Board		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9642EE01	REV B
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE NONE	SHEET 2 OF 6

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

# ANALOG INPUT




LAYOUT: SMA'S SHOULD BE PLACED 540 MILS CENTER TO CENTER

	<b>SCHEMATIC</b>		
	9642 & 9634 ENGINEERING EVAL. PCB		
	AD9642 Engineering Board		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9642EE01	REV B
PTD ENGINEER <PTD_ENGINEER>	SIZE <b>D</b>	SCALE NONE	SHEET 3 OF 6

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

# ACTIVE PATH




	<b>SCHEMATIC</b>		
	9642 & 9634 ENGINEERING EVAL. PCB		
	AD9642 Engineering Board		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 9642EE01	REV B
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE NONE	SHEET 4 OF 6

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


# ACTIVE CLOCK PATH

## PECL/CML/LVDS CLK CIRCUITRY




# PASSIVE CLOCK

LAYOUT: SMA'S SHOULD BE 540 MILS CENTER TO CENTER  
LAYOUT: SHARE PADS WITH ACTIVE CLOCK PATH R'S




SCHEMATIC			
ANALOG DEVICES			
9642 & 9634 ENGINEERING EVAL. PCB			
AD9642 Engineering Board			
DESIGN VIEW	DRAWING NO.	REV	
<DESIGN_VIEW>	9642EE01	B	
PTD ENGINEER	SIZE	SCALE	SHEET 5 OF 6
<PTD_ENGINEER>	D	NONE	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



LAYOUT: PLACE C602 NEAR DUT



NOTE: THIS SYMBOL IS DRAWN GIVEN INPUT 1 LOGIC



# SPI & FPGA CONN.

LAYOUT: ROUTE ALL TRACES TO THE TYCO CONN ON TOP OF BOARD

USING FIFO5 (UNUSED PINS REMOVED)



DC0+	R633	DC0-
	100	DNI
D0/D1+	R643	D0/D1-
	100	DNI
D2/D3+	R635	D2/D3-
	100	DNI
D4/D5+	R644	D4/D5-
	100	DNI
D6/D7+	R636	D6/D7-
	100	DNI
D8/D9+	R645	D8/D9-
	100	DNI
D10/D11+	R637	D10/D11-
	100	DNI
D12/D13+	R646	D12/D13-
	100	DNI

	<b>SCHEMATIC</b>		
	9642 & 9634 ENGINEERING EVAL. PCB		
	AD9642 Engineering Board		
	DESIGN VIEW	DRAWING NO.	REV
<DESIGN_VIEW>	9642EE01	B	
PTD ENGINEER	SIZE	SCALE	SHEET 6 OF 6
<PTD_ENGINEER>	D	NONE	