

Low Cost 16-Bit Analog to Digital Converter

FEATURES

Guaranteed Nonlinearity: $\pm 0.003\%$ FSR max 35μ s Maximum Conversion Time Small Size $2'' \times 2'' \times 0.4''$ Wide Power Supply Operation: $\pm 12V$ to $\pm 17V$ Low Cost \$149 (100s)

APPLICATIONS

Process Control Data Acquisition Seismic Data Acquisition Nuclear Instrumentation Medical Instrumentation Pulse Code Modulation Telemetry Industrial Scales Robotics



GENERAL DESCRIPTION The ADC1140 is a low cost 10-bit successive approximation analog-to-digital converter having a 35μ s maximum conversion time. This converter provides high accuracy, high stability and low power consumption all in a $2'' \times 2'' \times 0.4''$ module.

High accuracy performance such as integral and differential nonlinearity of $\pm 0.003\%$ FSR max are both guaranteed. Guaranteed stability such as differential nonlinearity TC of $\pm 2ppm/^{\circ}C$ maximum, offset TC of $\pm 30\mu V/^{\circ}C$ maximum, gain TC of $\pm 12ppm/^{\circ}C$ maximum and power supply sensitivity of $\pm 0.002\%$ of FSR/% V_S are also provided by the ADC1140. The ADC1140 makes extensive use of both integrated circuit and thin-film components to obtain excellent performance, small size and low cost. The internal 16-bit DAC incorporates Analog Devices' proprietary thin-film resistor technology and proprietary CMOS current-steering switches. A low noise reference, low power comparator and low power successive-approximation register are also used to optimize the ADC1140's design (shown in Figure 1).

The ADC1140 can operate with power supplies ranging from $\pm 12V$ to $\pm 17V$ and has provisions for a user supplied external reference. Four analog input voltage ranges are selectable via pin programming: $\pm 5V$, $\pm 10V$, 0 to +5V and 0 to $\pm 10V$. Bipolar coding is provided in the offset binary and two's complement formats with unipolar coding displayed in true binary.

ADC +10V REF OUT ERENC 6-BIT CMC OFFSET DIGITAL-TO-AN CONVERTE 5kΩ ANALOG (29 19 INPUT 1 BIT 15 18 10k Ω BIT 14 17 ANALOG (28 INPUT 2 16 BIT 1 COMPARATOR UT 12 ANALOG 2 14 BIT 1 **INPUT 3** 13 **BIT 10** 12 BIT 9 11 BIT 8 10 BIT 7 +15V (32 9 BIT 6 8 BIT 5 ANALOG 7 BIT 4 GROUND BIT 3 6 5 BIT 2 -15V 4 MSB +5V 16-BIT SUCCESSIVE APPROXIMATION REGISTER MSB 3) DIGITAL CONVERT INTERNAL CLOCK 6 22) STATUS COMMAND

Figure 1. ADC1140 Functional Block Diagram

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
 Moute 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062

 Tel: 617/329-4700
 TWX: 710/394-6577

 West Coast
 Mid-West
 Texas

 714/842-1717
 312/653-5000
 214/231-5094

SPECIFICATIONS (typical @ $+25^{\circ}C \pm V_{S} = \pm 15V$, $V_{CC} = +5V$, $V_{REF} = +10.0V$ unless otherwise specified)

Model	ADC1140	OUTLINE DIMENSIONS		
RESOLUTION	16 Bits	Dimensions shown in inches and (mm).		
CONVERSION TIME	35µs max	2.01 (51.1) MAX		
ACCURACY ¹ Nonlinearity Error Differential Nonlinearity Error	±0.003% FSR ² max ±0.003% FSR ² max	0.41 (10.4) MAX 0.019 (0.48) DIA		
STABILITY Differential Nonlinearity Gain (with internal reference) (without internal reference) Unipolar Offset Bipolar Offset POWER SUPPLY SENSITIVITY	±2ppm/°C max ±12ppm/°C max ±4ppm/°C max ±30μV/°C max ±7ppm/°C max ±0.002% FSR/% V _S	© 0.2 (5.0) MIN		
ANALOG INPUT Vottage Ranges Bipolat Unipolar	$\pm 5V, \pm 10V$ 0 to +5V, 0 to +10V	BOTTOM VIEW		
Input Refistance 0 to +5V 9 to 10V, 5V ±10V External Reference Input Voltage Range Input Resistance	$\begin{array}{c} 2 & k\Omega \\ 5.0 k\Omega \\ 0.0 k\Omega \\ 0 & to +1 V \\ 2.5 k\Omega \end{array}$	IN SHADED HOLE LOCATIONS. MATING CONNECTORS AC1577 (2 REQUIRED) PIN DESIGNATIONS PIN FUNSTION PIN EUNCTION		
DIGITAL INPUT Convert Command Logic Loading	Positive Pulse, 100ns Width min Negative Edge Triggered 1TTL Load	1 +5V 22 15/ 2 Digital GROUID 31 15/ 3 MSB 30 ANALOG SROUND 4 MSB 29 ARALOG IN 2 5 BIT 2 28 ANALOG IN 2 6 BIT 3 27 ANALOG IN 3 7 BIT 4 26 f10V REF OUT 8 BIT 5 25 REFRETERS IN		
DIGITAL OUTPUT Parallel Output Data Unipolar Bipolar Output Drive Status Output Drive	Binary (BIN) Offset Binary (OBIN) Two's Complement 1TTL Load Logic "1" During Conversion 1TTL Load	9 BIT 6 24 OFFSET ADJUST 10 BIT 7 23 NOTUSED 11 BIT 8 22 STATO 12 BIT 9 21 CONVERT COMMAND 13 BIT 10 20 NOT 0550 14 BIT 11 19 LS8 15 BIT 12 18 BIT 15 16 BIT 13 17 BIT 14		
INTERNAL REFERENCE VOLTAGE External Load Current (Rated Performance) Temperature Stability	+10V, ±0.3% 2mA max ±8.5ppm/°C max	 UCTS FROM ANALOG DEVICES: 14-Bit/15-Bit Sampling A/D Converters; DAS1152/53 25kHz (14-Bit)/20kHz (15-Bit) 		
POWER REQUIREMENTS ⁴ Voltage (Rated Performance) Voltage (Operating) Supply Current Drain ±15V +5V	±15V ±3%, +5V ±3% ±12V to ±17V, +4.75V to +5.25V ±25mA 150mA	 throughput rates Second Source to A/D/A/M824 and A/D/A/M825 Modules 14-Bit/15-Bit Low Level Data Acquisition Systems: DAS1155/56 25kHz (14-Bit)/20kHz (15-Bit) 		
TEMPERATURE RANGE Specified Operating Storage	0 to $+70^{\circ}$ C -25°C to $+85^{\circ}$ C -55°C to $+85^{\circ}$ C	throughput rates – High Performance PGIA (1V/V– 1000V/V), SHA and A/D Converter		
SIZE Weight	$2'' \times 2'' \times 0.4''$ (51 × 51 × 10.4mm) 1.2 oz (33g)	 14-Bit Sample-Hold Amplifier: SHA1144 Acquisition Time: 8µs max to 		
PRICE (1-24) (25-99) (100+)	\$199 \$169 \$149	±0.003% (20V step)		


¹ Offset and gain error are adjustable to zero by means of external potentiometers. See Figure 3 for proper connection.
² FSR means Full Scale Range.
³ Rated performance is specified with +10.0V reference.

⁴ Recommended Power Supply: Analog Devices Model 923. Specifications subject to change without notice.

plying the ADC1140

OPERATION

For operation, the only connections necessary to the ADC1140 are the power supplies, the analog input, the convert command pulse and a connection between pins 25 and 26 in order to supply the internal precision reference voltage to the DAC (see Figure 2). For operation with an external reference see Figure 7.



The analog input section consists of three analog input term nals. Analog input range selection is accomplished by pinpro gramming as shown in Table 1.

In the unipolar mode, a 0 to +10V or a 0 to +5V input signal develops a 0 to +2mA current that is compared to the 0 to -2mA (shown in Figure 2) current output of the DAC.

In the bipolar mode, a +1mA offset current from the reference is applied to the comparator input via pin programming connections. The ADC1140 can then accept either $\pm 5V$ or $\pm 10V$ inputs. These inputs again will be converted to current and compared with the DAC's 0 to -2mA current output.

Input Signal Range	Coding	Connect Input Signal To Pin(s)	Connect Pin 26 To Pin*	Connect Pin 30 To Pin(s)
±10V	OBIN, Two's Comp	28	27	29,2
±5V	OBIN, Two's Comp	29	27	28,2
0 to +5V	BIN	27, 28, 29	Open	2
0 to +10V	BIN	27,28	Open	29,2

• If Internal Reference is used, Pins 25 and 26 must be connected together (see Figure 3 and the gain calibration section).

Table 1. Analog Input Voltage Pin Programming

OPTION OFFSET & GAIN CALIBRATION

Initial offset and gain errors can be adjusted to zero by potentiometers as shown in Figure 3. Proper offset and gain calibration requires great care and the use of an accurate and stable voltage reference. The voltage standard used as a signal source must be very stable. It should be capable of being set to within 1μ V of the desired value at both ends of its range. The potentiometers selected should be of the good quality Cermet type. Multi-turn potentiometers having ten to fifteen turns and 100ppm/°C temperature coefficients will be adequate. The temperature coefficients contributed by these Cermet potentiometers will be less than 0.1ppm/°C.

By adjusting the offset first, gain and offset adjustments will remain independent of each other.




Figure 3. Offset and Gain Calibration

OFFSET CALIBRATION

For 0 to +10V range, set the input voltage precisely to +76 μ V; for 0 to +5V range, set it at +38 μ V. Adjust the zero potentiometer until the binary coded converter is just on the verge of switching from 000 . . . 00 to 000 . . . 01.

For $\pm 5V$ range, set the input voltage precisely to -4.999924V; for $\pm 10V$ range, set it at -9.999847V. Adjust the zero potentioneter until the offset binary coded units are just on the verge of switching from 000 . . . 00 to 000 . . . 01 and the two's comp. coded units are just on the verge of switching from 100 . . . 0 to 100 . . . 1.

GAIN CALIBRATION Set the input voltage precisely at +9.99977V for 0 to +10V input range, +4.99977V for ±5V input range, +9.99954V for ±10V input range, or +4.99988V for 0 to +5V input range, adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from 111 ... 0 to 111 ... 1 and two's comp. coded units are just on the verge of switching from 011 ... 10 to 011 ... 11. Note that these values are 1 1/2 LSBs less than nominal full scale.

POWER SUPPLY AND GROUNDING CONNECTIONS

The analog power ground (pin 30) and digital ground (pin 2) are not connected internally. The connection must be made externally. The choice of an optimum "star" point is an important consideration in avoiding ground loops and to minimize coupling between the analog and digital sections. One suggested approach is shown in Figure 4.

Because the ADC1140 contains high quality tantalum capacitors on each of the power supply inputs to ground, external bypass capacitors are not required.




Figure 4. Power Supply and Grounding Techniques

ADC1140 TIMING

Conversion is initiated with the negative going edge of the Convert Command pulse as shown in Figure 5. The Convert Command pulse width must be a minimum of 100ns. Once the conversion process is initiated, it cannot be retriggered until after the end of conversion.

With the negative edge of the Convert Command pulse, all internal logic is reset. The MSB is set low with the remaining digitial outputs set to logic high state, and the status line is set high and remains high thru the full conversion cycle. During conversion each bit, starting with the MSB, is sequentially switched low at the rising edge of the internal clock. The DAC output is then compared to the analog input and the bit decision is made. Each comparison lasts one clock cycle with the complete 16-bit conversion taking 35μ s maximum. At this time, the STATUS line goes low signifying that the low conversion is complete.




Figure 5. ADC1140 Timing Diagram

ANALOG INPUT/OUTPUT RELATIONSHIPS

The ADC1140 produces a true binary coded output when configured as a unipolar device. Configured as a bipolar device, it can produce either offset binary or two's complement output codes. The most significant bit (MSB) is displayed on pin 4 for the binary and offset binary codes or on pin 3 for the two's complement code. Table 2 shows the unipolar analog input/digital output relationships. Table 3 shows the bipolar analog input/digital output relationships for offset binary code and two's complement codes.

Analog Input		Digital Output	
0 to +5V Range	0 to +10V Range	Binary Code	
+4.999924V	+9.99985V	1111 1111 1111 1111	
+2.50000V	+5.00000V	1000 0000 0000 0000	
+1.25000V	+2.50000V	0100 0000 0000 0000	
+0.62500V	+1.25000V	0010 0000 0000 0000	
+0.000076V	+0.000153V	0000 0000 0000 0001	
+0.00000V	+0.00000V	0000 0000 0000 0000	

Table 2. Unipolar Input/Output Relationships

Analog Input		Digital Output	
±5V Range	±10V Range	Offset Binary Code 2's Complement C	
+4.99985V	+9.99970V	1111 1111 1111 1111	0111 1111 1111 1111
+2.50000V	+5.00000V	1100 0000 0000 0000	0100 0000 0000 0000
+0.000153V	+0.000305V	1000 0000 0000 0001	0000 0000 0000 0001
+0.00000V	+0.00000V	1000 0000 0000 0000	0000 0000 0000 0000
-5.00000V	-10.00000V	0000 0000 0000 0000	1000 0000 0000 0000

Table 3. Bipolar Input/Output Relationships

HIGH RESOLUTION DATA ACQUISITION SYSTEM

Shown in Figure 6 is a high resolution data acquisition system. Here the SHA1144, a high resolution sample-hold amplifier, is used to drive the ADC1140. Conversion is initiated by the negative edge of the convert command pulse. At this time the STATUS pulse goes low causing the SHA1144 to go from the sample mode to the hold mode. When the conversion is complete, 35μ s later, the STATUS pulse goes low, thus placing the SHA1144 in the sample mode.





Figure 6. High Resolution Data Acquisition System

EXTERNAL REFERENCE

The ADC1140 is capable of operating with an external +10.0V reference. Simply disconnect the gain trim potentiometer from pin 26 and connect it to the external reference as shown in Figure 7. The external reference output must appear as a low impedance and must remain very stable during conversion to insure that accuracy is maintained. Gain error is adjusted as previously discussed in the gain calibration section.



The ADC1140 is factory tested and calibrated with the internal +10.0V reference voltage but nonstandard external voltages can be used with the digital output coding being determined by the formula shown in Figure 7.

PIA INTERFACE

The ADC1140 can be used with a PIA to interface directly to a microprocessor. As shown in Figure 8 the 16-bit output of the ADC1140 is split into two 8-bit bytes. Part A of the PIA is programmed to read the eight most-significant-bits while Part B reads the eight least-significant-bits. Output CB2 is used to start the ADC1140 conversion process. CB1, of the PIA, is used to sense the STATUS of the ADC1140 so that the end of conversions can be determined. The control bus, address bus, and data bus are then connected directly to the microprocessor.

With the use of PIAs, control of one or more ADC1140s can be accomplished in many different configurations.




Figure 8. ADC1140 Interface to PIA