ANALOG DEVICES

Low Cost General Purpose Analog-To-Digital Converter

ADC-12QZ

PRELIMINARY TECHNICAL DATA

FEATURES

12 Bit Resolution and Accuracy Very High Performance/Cost Ratio Monotonic from 0°C to +50°C 40µs Conversion Time Low Profile Module Parallel and Serial Outputs TTL/DTL Logic Levels User Selected Input Ranges Input Buffer Option Available

GENERAL DESCRIPTION

The ADC-12QZ is a 12-bit successive approximation type general purpose analog-to-digital converter that offers moderate speed and good performance at very low cost. Analog Devices' proprietary monolithic quad switches and a unique combination of thin film and hybrid technology have been incorporated in the ADC-12QZ, resulting in a converter that has the basic performance of a much higher priced unit. It is monotonic (no missing codes) from 0°C to +50°C, and has a maximum error of $\pm \frac{1}{2}$ LSB relative to full scale. The ADC-12QZ is packaged in a convenient, small, low profile module, and all of its logic inputs and outputs are fully TTL/DTL compatible.

EASY TO USE

The ADC-12QZ was designed specifically to make it easy to use. It contains its own temperature-compensated precision voltage reference, and any of four input ranges (0 to +10V, $\pm 10V$, 0 to +5V, $\pm 5V$) can be selected with jumpers and connections at the module terminals. If a high input impedance is required, the ADC-12QZ can be special ordered with an input buffer.

Binary output coding is used for unipolar operation, but for operation in the bipolar mode, the parallel output data can be either two's complement or offset binary at the user's option. The two codes differ only in that the MSB output (pin 72) is used for offset binary coding, while its complement, MSB (pin 70) is used for two's complement coding. STATUS, which indicates when the parallel output data is valid, and its complement, <u>STATUS</u>, are both available.

A latched serial output having a nonreturn-to-zero (NRZ) format is taken from the output of a TTL flip-flop. The serial data is transmitted MSB first in binary code for unipolar

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



operation and in offset binary code for bipolar operation. The STROBE output is used to synchronize the serial data with a receiving shift register.

TIMING shown in Figure 1, the leading edge ('0'' to As transition of the convert command pulse sets the STATUS and MSB outputs to the "1" state, and the outputs of bits 2-12 to "0". The conversion program begins on the trailing edge of the convert command pulse with the starting of the internal clock. The bit decisions are made on successive "1" to "0" clock pulse transitions, with the MSB decision occurring first. The 200ns wide strobe pulses are used to synchronize the transmission of serial data. Serial data bits are valid on successive leading edges ("0" to "1" transitions) of the strobe pulses. At the completion of the conversion, the STATUS output returns to zero, signaling that the parallel output data is valid.



Figure 1. ADC-120Z Timing Diagram

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062 Tel: 617/329-4700 TWX: 710/394-6577

HIGH PERFORMANCE GENERAL PURPOSE A/D CONVERTERS ADC-QM, ADC-QU

GENERAL DESCRIPTION

These converters are characterized primarily by high performance and general utility. The use of $\mu DAC^{\textcircled{R}}$ monolithic quad switches with μDAC monolithic thin film resistance networks provide these converters with the best stability and linearity generally available. Prices are kept at moderate levels by large volume manufacturing.

ADC-QM

The ADC-QM is a high performance, general purpose A/D converter packaged in a low profile 2" x 4" module. It offers exrellent stability over both time and temperature at moderate cost. It is complete with an input buffer, and the desired input range is releated by the user with jumpers and connections at the module terminals. The digital output sode of the binary version is natural binary for a unipolar input, but is selected by the user to be either offset binary or two s complement with a bipolar input. The ADC-QM is available in 8, 10, and 12 bit versions.

BLOCK DIAGRAM ADC-QM & ADC-QU



Note: In the ADC-8QM and ADC-8QU, bit 8 is the LSB, and pins 48, 50, 52 and 54 are deleted. In the ADC-10QM and ADC-10QU, bit 10 is the LSB, and pins 48 and 50 are deleted.



ADC-QU

The ADC-QU is a modular analog-to-digital converter that is very similar to the ADC-QM, except that it offers an appreciably shorter conversion time. The 12 bit version performs a conversion in 15 μ s maximum. The ADC-QU's speed is the result of the use of Analog Devices' AD551 μ DAC[®] high speed quad current switches in its internal DAC. The ADC-QU is pin-compatible with the ADC-QM, and in most applications an serve as a direct plug-in replacement for it. When mounted on an AC4451 mounting card, the ADC-QU becomes a pincompatible substitute for the older model ADC-U.

DATA ACQUISITION APPLICATION

An ADC-QM or an ADC-QU can be combined with a SHA-IA or SHA-2A sample-and-hold amplifier, and one or more MPX-8A multiplexers to form a data acquisition subsystem. The table below shows the maximum throughput rates (conversions/ sec) that can be achieved using various combinations of these products. The settling time of the MPX-8A does not affect the throughput rate because it can be settling on a new input signal at the same time the A/D converter is converting the signal being held constant by the sample-and-hold amplifier.

ADC	SHA	MAX. THROUGHPUT RATE
ADC-12QM	SHA-1A	34kHz
ADC-12QM	SHA-2A	39kHz
ADC-12QU	SHA-1A	50kHz
ADC-12QU	SHA-2A	67kHz

ORDERING GUIDE: ADC-QM and ADC-QU

ADC-XX	XX	/XXX
No. of Bits	Series	Output Code
8	QM	BIN (binary)
10	QU	BCD (binary)
12		coded decimal)



TIMING DIAGRAM ADC-QM

TIMING DIAGRAM ADC-QU





CONVERTERS 93



eleted.