DUAL SLOPE A/D CONVERTERS ADC-I4 I, ADC-I7 I, ADCII00



GENERAL DESCRIPTION

C-14I and A

DC

-11


Dual slope integrating A/D converters perform a conversion by first integrating the input signal for a fixed period of time, and then measuring the time required to return the integrator to zero when it is integrated in the opposite direction with a fixed reference signal. A major benefit of this technique is that it results in very high rejection of normal mode noise when the signal integration time period is set equal to one cycle of the power line.

Nese two high resolution converters are identical except for output coding. The ADC-141 has 14-bit binary plus sign coding, while the ADC-171 has $4\frac{1}{2}$ digits plus tign output coding. Both feature a normal mode rejection ratio of 704B, an automatic zero correction cycle, and a gain TC of only ±10ppm/°




The ADC1100 is a new dual slope A/D converter in a compact $2'' \times 4'' \times 0.4''$ module. It can be triggered externally, or internally at a rate of about 4 conversions/sec, or it can be wired to start a new conversion when the conversion in progress is completed. It is ideal for driving a display, or feeding data to a computer, or for doing both jobs simultaneously. Since it requires only +5V power, and has a normal mode noise rejection ratio of 40dB minimum, it is a natural choice for installation at transducer locations.

BLOCK DIAGRAM ADC-14I & ADC-17I



BLOCK DIAGRAM ADC1100



N(1. 2.

3.

94 CONVERTERS

SPECIFICATION SUMMARY (Typical @ +25°C unless otherwise noted)

Resolution	ADC-14I	ADC-17I	ADC1100
Resolution	14 binary bits	4½ BCD digits ¹	3½ BCD digits
	plus sign	plus sign	plus sign
Linearity Error	±0.01%	*	±0.05%
Analog Input			1100 0 11
Range	±10V	±12V	±199.9mV
Impedance	180kΩ	*	10 ⁸ Ω
Bias Current	N/A	*	1.5nA
Resolution	0.61mV/bit	1.0mV/bit	0.1mV/bit
Continuous Overload ²	±100V max	*	±20V max
Normal Mode Rejection			40 104
(a) 60Hz ³	70dB	*	40dB min ⁴ 42ms max ⁵
Conversion Time	40ms max	*	42ms max
Digital Control	mar (bar). Come il is	*	*
Inputs and Outputs	TTL/DTL Compatible	*	*
Data Outputs	TTL Positive True	Sign plus	Sign plus
Output Cede	Sign plus	magnitude BCD	magnitude BCD
Temperature Soefficients	magnitude binary	magnitude BCD	maginedde DOD
Chie Chie	±10ppm/°C	*	±50ppm/ [°] C max
Offset	±10µVL°C	*	±2ppm/°C max
	+15V@ 30mA	*	+5V @ 200mA
PowerRequired	415 V @ 30mA	/ */	_
\sim (\subset	5V@200mA		7
Package Style	C-5	*	C-3
Package Dimensions	3 x 4" x 0.4"		2" x 4" x p.4"
Price (1-9)	\$259.	_ /*/7	\$99.
(100+)			\$67.
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for co	onnecting an external phase locked lo	the normal mode rejection of oop that can increase the norm	
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB.	onnecting an external phase locked lo take as long as 70ms to complete a co	oop that can increase the norm	
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can	onnecting an external phase locked lo take as long as 70ms to complete a co	oop that can increase the norm	
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for con- rejection ratio to over 100dB. ⁵ In the event of an overload, it can- <u>*Specifications same as for model A</u> TIMING DIAGRAM	onnecting an external phase locked lo take as long as 70ms to complete a co DC-14I.	oop that can increase the norm	
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I <u>5 SAMPLES/SEC MAX</u> CONVERT	onnecting an external phase locked lo take as long as 70ms to complete a co DC-14I.	oop that can increase the norm	
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can <u>*Specifications same as for model A</u> <u>TIMING DIAGRAM</u> <u>ADC-14I & ADC-17I</u> <u>CONVERT</u> <u>CONVERT</u> <u>CONVERT</u> <u>CONVERT</u> <u>CONVERT</u> <u>CONVERT</u> <u>NOTE 2 -1 </u>	onnecting an external phase locked lo take as long as 70ms to complete a co DC-14I.	oop that can increase the norm	
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can the <u>*Specifications same as for model A</u> <u>TIMING DIAGRAM</u> <u>ADC-14I & ADC-17I</u> <u>CONVERT</u> CONVERT COMMAND NOTE 2 - + 700 MIN NOTE 2 - + 700 MIN	onnecting an external phase locked lo take as long as 70ms to complete a co DC-14I.	oop that can increase the norm	
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can the <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I CONVERT CONVERT CONVERT CONVERT NOTE 2 NOTE 1 NOTE 2 NOTE 1 NOTE 2 NOTE 1 NOTE 2 NOTE 1 NOTE 2 NOTE 1 NOTE 2 NOTE 2	onnecting an external phase locked lo take as long as 70ms to complete a co DC-14I.	oop that can increase the norm	
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can a <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I <u>COMVERT</u> COMMAND NOTE 2 + 1 - 7n MIN NOTE 1 - 70000000000000000000000000000000000	onnecting an external phase locked lo take as long as 70ms to complete a co DC-14I.	oop that can increase the norm	al mode noise
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can a <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I <u>CONVERT</u> CONVERT CONVERSION CYCLE CLOCK GATED ⁴ The ADC1100 has provisions for correspondence of the second secon	onnecting an external phase locked lo take as long as 70ms to complete a co .DC-14I.	op that can increase the norm niversion. TIMING I	al mode noise
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can an <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I <u>CONVERT</u> CONVERT CONVERSION CYCLE CLOCK GATED TO COUNTER	onnecting an external phase locked lo take as long as 70ms to complete a co .DC-14I.	op that can increase the norm niversion. TIMING I	al mode noise DIAGRAM 11100
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can a <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I - 25 SAMPLES/SEC MAX - CONVERT COMMAND NOTE 2	onnecting an external phase locked lo take as long as 70ms to complete a co DC-14I.	op that can increase the norm nversion. TIMING I ADC	al mode noise DIAGRAM 21100
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can the <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I CONVERT CONVERT CONVERT CONVERSION CONVERSION COUNTER STATUS	onnecting an external phase locked lo take as long as 70ms to complete a co DC-14I.	op that can increase the norm nversion. TIMING I ADC	al mode noise DIAGRAM 21100
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can an <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I <u>CONVERT</u> CONVERT CONVERSION CYCLE CLOCK GATED TO COUNTER	onnecting an external phase locked lo take as long as 70ms to complete a co .DC-14I.	op that can increase the norm nversion. TIMING I ADC	al mode noise DIAGRAM 21100
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can at a specifications same as for model A TIMING DIAGRAM ADC-14I & ADC-17I - 25 SAMPLES/SEC MAX	onnecting an external phase locked lo take as long as 70ms to complete a co .DC-14I.	TIMING I ADC	al mode noise DIAGRAM (1100)
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can the <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I - 25 SAMPLES/SEC MAX	onnecting an external phase locked lo take as long as 70ms to complete a co .DC-14I.	TIMING I ADC TRIGGER	al mode noise
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can an <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I - 25 SAMPLES/SEC MAX	onnecting an external phase locked lo take as long as 70ms to complete a co .DC-14I.	TIMING I ADC TRIGGER URATOR 1 TRATOR 1 TRIGGER TRIG TRIGGER TRIGGER TRIGGER TRIGGER TRIGGER TRIGGER TRIGGER TR	al mode noise
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can an <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I <u>CONVERT</u> CONVERT CONVERSION CYCLE CLOCK GATED TO COUNTER STATUS RAMP DOWN POLARITY VALID	onnecting an external phase locked lo take as long as 70ms to complete a co .DC-14I.	TIMING I ADC TRIGGER TRIGGER IRATOR 1 ERATOR 1 E	al mode noise
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can an <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I <u>CONVERT</u> CONVERT CONVERSION CYCLE CLOCK GATED TO COUNTER STATUS RAMP DOWN POLARITY VALID	onnecting an external phase locked lo take as long as 70ms to complete a co .DC-14I.	TIMING I ADC TRIGGER IRATOR 1 IRATOR 1	al mode noise
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can an <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I <u>CONVERT</u> CONVERT CONVERSION CYCLE CLOCK GATED TO COUNTER STATUS RAMP DOWN POLARITY VALID	onnecting an external phase locked lo take as long as 70ms to complete a co .DC-14I.	TIMING I ADC TRIGGER IRATOR 1 IRATOR 1	al mode noise
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can a <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I - 25 SAMPLES/SEC MAX - - 100ns MIN CONVERT CONVERT CONVERSION CYCLE CLOCK GATED TO COUNTER STATUS RAMP DOWN POLARITY VALID OVERLOAD (When Ramp Down Interval Exceeds 16 2/3ms) - OVERLOAD	onnecting an external phase locked lo take as long as 70ms to complete a co .DC-14I.	TIMING I ADC TRIGGER IRATOR 1 IRATOR 1	al mode noise
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can an <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I - 25 SAMPLES/SEC MAX - - 100ns MIN CONVERT	onnecting an external phase locked lo take as long as 70ms to complete a co DC-14I.	TIMING I ADC TRIGGER IRATOR 1 CORRECT IRATOR 1 CORRECT IRATOR 1 CORRECT IRATOR 1 CORRECT IRATOR 1 CORRECT ICORE	al mode noise DIAGRAM C1100 TON TON TON TON TON TON TON TON
than 60Hz noise, if desired. ⁴ The ADC1100 has provisions for correjection ratio to over 100dB. ⁵ In the event of an overload, it can a <u>*Specifications same as for model A</u> TIMING DIAGRAM ADC-14I & ADC-17I - 25 SAMPLES/SEC MAX - - 100ns MIN CONVERT CONVERT CONVERSION CYCLE CLOCK GATED TO COUNTER STATUS RAMP UP POLARITY VALID OVERLOAD (When Ramp Down Interval Exceeds 16 2/3ms)-	onnecting an external phase locked lo take as long as 70ms to complete a co DC-14I.	TIMING I ADC TRIGGER TRIGGER BRATOR 1 CORRECT TRIGGER CORRECT TRIGGER TRIG TRIG TRIGGER TRIGGER TRIGGER TRIGGER TRIGGER TRIGGER TRIGGE	al mode noise