ANALOG DEVICES

## 45 MHz to 1218 MHz, CATV Power Doubler Hybrid

## FEATURES

High RF output: $\mathbf{7 6 . 8} \mathbf{~ d B m V}$ total composite power DPD optimized
High gain of $\mathbf{2 6 . 7} \mathbf{~ d B}$ at $1218 \mathbf{~ M H z}$
Very low distortion
Low noise figure: $\mathbf{3 d B}$ at $45 \mathrm{MHz}, 4.5 \mathrm{~dB}$ at 1218 MHz
Unconditionally stable
Transient and surge protection
Vcc range from 24 V to 34 V
Configurable dc current from $\mathbf{3 0 0} \mathrm{mA}$ to $\mathbf{5 5 0} \mathbf{~ m A}$ maximum
Industry-standard, 8-pin SOT115J module package

## APPLICATIONS

45 MHz to 1218 MHz cable television (CATV) infrastructure amplifier systems
Remote physical layer (PHY) and fiber deep nodes
DOCSIS ${ }^{\text {® }} 3.1$ compliant

## GENERAL DESCRIPTION

The ADCA3992 is a high gain, power doubler hybrid amplifier optimized for a wide range of bias conditions for power efficiency and customer flexibility. The ADCA3992 is ideally suited for use in digital predistortion (DPD) node designs for maximum power savings. The device achieves extremely high RF output, up to 76.8 dBmV composite power, or 67 dBmV virtual level, using a gallium arsenide (GaAs) pseudomorphic

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.
high electron mobility transistor ( pHEMT ) die in combination with a gallium nitride (GaN) HEMT die. The dc current and supply voltage can be adjusted externally for optimum distortion performance vs. power consumption over a range of output levels. The ADCA3992 is packaged in the industry-standard SOT115J package.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram .....  1
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
General Performance ..... 3
Distortion Data, 40 MHz to 550 MHz ..... 3
Absolute Maximum Ratings .....  4
ESD Caution .....  4
Pin Configuration and Function Descriptions .....  5
Typical Performance Characteristics .....  6
Theory of Operation .....  7
Applications Information .....  8
Outline Dimensions .....  9
Ordering Guide .....  9

## REVISION HISTORY

## 1/2020—Revision 0: Initial Version

## SPECIFICATIONS

## GENERAL PERFORMANCE

Supply voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)=34 \mathrm{~V}$, flange temperature $\left(\mathrm{T}_{\text {FLANGE }}\right)=35^{\circ} \mathrm{C}$, source impedance $\left(\mathrm{Z}_{\mathrm{S}}\right)=$ load impedance $\left(\mathrm{Z}_{\mathrm{L}}\right)=75 \Omega$, unless otherwise noted.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER GAIN | $\mathrm{S}_{21}$ |  | $\begin{aligned} & 24.2 \\ & 26.7 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ | $\begin{aligned} & \mathrm{f}=45 \mathrm{MHz} \\ & \mathrm{f}=1218 \mathrm{MHz} \end{aligned}$ |
| SLOPE OF STRAIGHT LINE ${ }^{1}$ | SL |  | 2.5 |  | dB | $\mathrm{f}=45 \mathrm{MHz}$ to 1218 MHz |
| FLATNESS OF FREQUENCY RESPONSE ${ }^{2}$ |  |  | 0.8 |  | dB | $\mathrm{f}=45 \mathrm{MHz}$ to 1218 MHz |
| REVERSE ISOLATION | $\mathrm{S}_{12}$ |  | -30 |  | dB | $\mathrm{f}=45 \mathrm{MHz}$ to 1218 MHz |
| RETURN LOSS Input <br> Output | $S_{11}$ $S_{22}$ |  | $\begin{aligned} & -26 \\ & -25 \\ & -24 \\ & -28 \\ & -24 \\ & -25 \\ & -21 \\ & -20 \\ & -23 \\ & -24 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB | $\begin{aligned} & \mathrm{f}=45 \mathrm{MHz} \text { to } 320 \mathrm{MHz} \\ & \mathrm{f}=320 \mathrm{MHz} \text { to } 640 \mathrm{MHz} \\ & \mathrm{f}=640 \mathrm{MHz} \text { to } 870 \mathrm{MHz} \\ & \mathrm{f}=870 \mathrm{MHz} \text { to } 1000 \mathrm{MHz} \\ & \mathrm{f}=1000 \mathrm{MHz} \text { to } 1218 \mathrm{MHz} \\ & \mathrm{f}=45 \mathrm{MHz} \text { to } 320 \mathrm{MHz} \\ & \mathrm{f}=320 \mathrm{MHz} \text { to } 640 \mathrm{MHz} \\ & \mathrm{f}=640 \mathrm{MHz} \text { to } 870 \mathrm{MHz} \\ & \mathrm{f}=870 \mathrm{MHz} \text { to } 1000 \mathrm{MHz} \\ & \mathrm{f}=1000 \mathrm{MHz} \text { to } 1218 \mathrm{MHz} \end{aligned}$ |
| NOISE FIGURE | NF |  | $\begin{aligned} & \hline 3 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ | $\begin{aligned} & \mathrm{f}=45 \mathrm{MHz} \\ & \mathrm{f}=1218 \mathrm{MHz} \end{aligned}$ |
| SUPPLY <br> Maximum Operating Voltage DC Current (Total) | Vcc <br> ICC (total) |  | $\begin{aligned} & 34 \\ & 535 \end{aligned}$ | 550 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ | Can be biased down to 24 V <br> Can be biased between 300 mA and 550 mA |

${ }^{1}$ The slope is defined as the delta of the gain at the start frequency and the gain at the stop frequency.
${ }^{2}$ Flatness of frequency response is defined as the deviation of the slope of a straight line.

## DISTORTION DATA, 40 MHz TO 550 MHz

$\mathrm{V}_{\mathrm{CC}}=34 \mathrm{~V}, \mathrm{~T}_{\mathrm{FLANGE}}=35^{\circ} \mathrm{C}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=75 \Omega$, unless otherwise noted.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DISTORTION |  |  |  |  |  | Channel power $\left(\mathrm{V}_{0}\right)=63 \mathrm{dBmV}$ at $1218 \mathrm{MHz}, 22 \mathrm{~dB}$ extrapolated tilt, 79 channels plus 111 digital channels ( -6 dB offset) ${ }^{1}$ |
| Composite Triple Beat | CTB |  | -80 |  | dBc | CTB is defined by the National Cable and Telecommunications Association (NCTA) |
| Crossmodulation | XMOD |  | -74 |  | dBc | XMOD is measured at baseband (selective voltmeter method) referenced to $100 \%$ modulation of the carrier being tested. |
| Composite Second Order | CSO |  | -80 |  | dBc | CSO parameter (sum and difference products) is defined by the NCTA |
| Carrier to Intermodulation Noise | CIN |  | 62 |  | dB | CIN is defined by ANSI/SCTE 17 (test procedure for carrier to noise) |
| TOTAL COMPOSITE POWER | TCP |  | 76.8 |  | dBmV | See Figure 7 and Figure 8 |

${ }^{1} 79$ analog channels plus 111 digital channels, National Television System Committee (NTSC) frequency raster $=55.25 \mathrm{MHz}$ to $547.25 \mathrm{MHz},-6 \mathrm{~dB}$ offset to the equivalent analog carrier, and 22 dB extrapolated tilt.

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| VCC, IADJ |  |
| DC Supply over Voltage (5 minute) | 38 V |
| RF Input Power | 75 dBmV |
| Operating Temperature Ranges |  |
| Ambient ( $\mathrm{T}_{\mathrm{A}}$ ) | $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Flange (T TLANGE) | $-30^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Storage Temperature (TS) Range | $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | INPUT | RF Input. |
| $2,3,7,8$ | GND | Ground. |
| 4 | IADJ | Bias Control Pin. Keep this pin floating for full bias operation. Do not pull negative voltages at this pin. |
| 5 | VCC | Positive Supply Voltage. 34 V typical. This pin can be biased down to 24 V. |
| 9 | OUTPUT | RF Output. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=34 \mathrm{~V}, \mathrm{~T}_{\text {FLANGE }}=35^{\circ} \mathrm{C}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=75 \Omega$, unless otherwise noted.


Figure 3. Input Return Loss (S11) vs. Frequency at Various Temperatures


Figure 4. Gain (S21) vs. Frequency at Various Temperatures


Figure 5. Reverse Isolation (S12) vs. Frequency at Various Temperatures


Figure 6. Output Return Loss (S22) vs. Frequency at Various Temperatures


Figure 7. RMS Modulation Error Rate (MER) vs. Frequency at Various Temperatures, $V_{0}=61 \mathrm{dBmV}$ at $1218 \mathrm{MHz}, 23 \mathrm{~dB}$ Extrapolated Tilt, 190 Digital Channels, Total Composite Power $=76.8 \mathrm{dBmV}$


Figure 8. Post Viterbi Bit Error Rate (BER) vs. Frequency at Various Temperatures, $V_{0}=61 \mathrm{dBmV}$ at $1218 \mathrm{MHz}, 23 \mathrm{~dB}$ Extrapolated Tilt, 190 Digital Channels, Total Composite Power $=76.8 \mathrm{dBmV}, 10 \mathrm{sec}$ Integration Time

## THEORY OF OPERATION

The ADCA3992 is a $75 \Omega$ input and output matched module designed for CATV applications. The ADCA3992 uses cascode field effect transistor (FET) feedback amplifiers in a Class A push pull configuration. The bottom half of the cascode stages are implemented in a single-die linear FET process that minimizes parasitics, thereby enabling higher gain. The top devices in the cascodes are implemented using a linear GaN process that is able to swing very high RF voltages. The frequency of operation is from 45 MHz to 1218 MHz .
Internally, the ADCA3992 module uses a balun to convert the input signal to a balanced signal that feeds the active stages. An output impedance transformer and balun combination converts the balanced GaN signals into an unbalanced $75 \Omega$ output. The output transformer also feeds the dc to the active stages and cancels second-order distortion products coming from the active devices.

The module has a control pin (IADJ) to set the dc current consumption from low bias to the full bias of the device by connecting a resistor from this pin to ground or by using a positive voltage.


## APPLICATIONS INFORMATION

Basic connections for operating the ADCA3992 are shown in Figure 11. Both the input pin $(\operatorname{Pin} 1)$ and the output pin (Pin 9) of the ADCA3992 are matched to $75 \Omega$. Pin 5 is the VCC pin, which requires 34 V for typical operation, and can support as low as 24 V for lower power operation. It is recommended to leave the IADJ pin (Pin 4) open for full bias operation. For bias control on the ADCA3992 supply current, apply an external control voltage between 0 V and 1 V at the IADJ pin. Figure 10 illustrates the ADCA3992 supply current over control voltages at the IADJ pin.


Figure 10. Supply Current vs. IADJ


## OUTLINE DIMENSIONS



Figure 12. 8-Pin SOT115J Module Package [MODULE]
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADCA3992AMLZ | $-30^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ | 8 -Pin SOT115J Module Package [MODULE], Box with 25 Pieces | ML-8-1 |

${ }^{1} Z=$ RoHS Compliant Part.

