## 3.8 $\Omega$ On-Resistance, SPDT Switch

## FEATURES

- $3.8 \Omega$ on resistance
- Specified at
- $V_{D D}=+5 \mathrm{~V} \pm 10 \%$
- $V_{\text {SS }}=-4.5 \mathrm{~V}$ to -8.8 V
- No $\mathrm{V}_{\mathrm{L}}$ supply required
- 3 V logic-compatible inputs
- Up to 310 mA continuous current
- Rail-to-rail operation
- 8-lead, $2 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP


## APPLICATIONS

- LDMOS power amplifier gate drive
- GAN power amplifier gate drive
- Communication systems
- Automatic test equipment
- Data acquisition systems
- Sample-and-hold systems


## GENERAL DESCRIPTION

The ADG1519 is a single-pole, double throw (SPDT) switch. An EN input on the lead frame chip scale package (LFCSP) is used to enable or disable the device. When disabled, the switch terminals (SA, SB, and D) are high impedance.
The ADG1519 is fully specified at $\mathrm{V}_{D D}=+5 \mathrm{~V} \pm 10 \%$ and $\mathrm{V}_{S S}=$ -4.5 V to -8.8 V for applications that require asymmetrical supplies. The ADG1519 on-resistance profile is flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals. The construction ensures ultra low power dissipation, making the device ideally suited for portable and battery-powered instruments.

The switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. The ADG1519 exhibits break-before-make switching action for use in multiplexer applications.

FUNCTIONAL BLOCK DIAGRAM


SWITCH SHOWN FOR A LOGIC 0 INPUT. 亏̄
Figure 1.

## PRODUCT HIGHLIGHTS

1. $5.2 \Omega$ maximum on resistance at $25^{\circ} \mathrm{C}$.
2. -135 dB THD.
3. 3 V logic-compatible digital inputs: $\mathrm{V}_{\mathbb{N H}}=2.0 \mathrm{~V}$ minimum and $\mathrm{V}_{\text {INL }}=0.8 \mathrm{~V}$ maximum.
4. No logic power supply voltage $\left(\mathrm{V}_{\mathrm{L}}\right)$ required.
5. 8 -lead, $2 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP (see the Outline Dimensions section).

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description. ..... 1
Functional Block Diagram ..... 1
Product Highlights ..... 1
Specifications ..... 3
Dual Supply ..... 3
Continuous Current Per Channel, Sx or D ..... 4
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
ESD Caution. ..... 5
Pin Configuration and Function Descriptions. ..... 6
Typical Performance Characteristics ..... 7
Test Circuits. ..... 10
Terminology. ..... 12
THD ..... 12
Applications Information ..... 14
Power Amplifier Gate Drive ..... 14
Power Supply Rails ..... 14
Power Supply Recommendations. ..... 14
Outline Dimensions ..... 15
Ordering Guide. ..... 15
Evaluation Boards ..... 15

## REVISION HISTORY

## 1/2022—Revision 0: Initial Version

## SPECIFICATIONS

## DUAL SUPPLY

$V_{D D}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=-4.5 \mathrm{~V}$ to -8.8 V , and $\mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 1.

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance, $\mathrm{R}_{\mathrm{ON}}$ <br> On-Resistance Match Between Channels, $\Delta \mathrm{R}_{\mathrm{ON}}$ <br> On-Resistance Flatness, R $\mathrm{R}_{\mathrm{FLAT}}$ (ON) | $\begin{array}{\|l} 3.8 \\ 5.2 \\ 0.1 \\ \\ 0.3 \\ 1.15 \\ 1.6 \end{array}$ | $\begin{gathered} 6.2 \\ 0.35 \\ 1.85 \end{gathered}$ | $V_{D D} \text { to } V_{S S}$ <br> 7 <br> 0.4 <br> 2 | $\begin{aligned} & V \\ & \Omega \text { typ } \\ & \Omega \max \\ & \Omega \text { typ } \\ & \\ & \Omega \max \\ & \Omega \text { typ } \\ & \Omega \max \end{aligned}$ | $V_{D D}=+4.5 \mathrm{~V}, \mathrm{~V}_{S S}=-7.2 \mathrm{~V}$ <br> $V_{S}=V_{S S}$ to $V_{D D}, I_{S}=-10 \mathrm{~mA}$, and see Figure $18^{1}$ $V_{S}=V_{S S} \text { to } V_{D D}, I_{S}=-10 \mathrm{~mA}^{1}$ $V_{S}=V_{S S} \text { to } V_{D D}, I_{S}=-10 \mathrm{~mA}^{1}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, IS (Off) <br> Drain Off Leakage, $I_{D}$ (Off) <br> Channel On Leakage, $I_{D}, I_{S}(O n)$ | $\pm 0.1$ <br> $\pm 10$ <br> $\pm 0.1$ <br> $\pm 10$ <br> $\pm 0.1$ <br> $\pm 10$ | $\pm 12$ $\pm 13$ $\pm 13$ | $\pm 100$ <br> $\pm 140$ <br> $\pm 110$ | nA typ <br> nA max nA typ <br> nA max nA typ <br> nA max | $V_{D D}=+5.5 \mathrm{~V}, \mathrm{~V}_{S S}=-8.8 \mathrm{~V}$ <br> $V_{S}$ and $V_{D}=V_{D D}-1 V$ to $V_{S S}+1 \mathrm{~V}$, see Figure 191, 2 <br> $V_{S}$ and $V_{D}=V_{D D}-1 V$ to $V_{S S}+1 \mathrm{~V}$, see Figure $19^{1,2}$ <br> $V_{S}=V_{D}=V_{D D}-1 \mathrm{~V}$ to $\mathrm{V}_{S S}+1 \mathrm{~V}$, see Figure $20^{1,2}$ |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ <br> Input Low Voltage, $\mathrm{V}_{\mathbb{I N}}$ <br> Input Current, $\mathrm{I}_{\mathrm{INL}}$ or $\mathrm{I}_{\mathrm{NH}}$ <br> Digital Input Capacitance, $\mathrm{C}_{\mathbb{N}}$ | $0.001$ |  | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 0.1 \end{gathered}$ | $V$ min <br> $\checkmark$ max <br> $\mu \mathrm{A}$ typ <br> $\mu A \max$ <br> pF typ | $V_{I N}=V_{G N D}$ or $V_{D D}{ }^{3}$ |
| DYNAMIC CHARACTERISTICS <br> Transition Time, Ttransition $^{\prime}$ <br> $\mathrm{t}_{\mathrm{ON}}(\mathrm{EN})$ <br> $t_{\text {OFF }}$ (EN) <br> Break-Before-Make Time Delay, $t_{D}$ <br> Charge Injection <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Total Harmonic Distortion Plus Noise, THD + N <br> Total Harmonic Distortion, THD | $\begin{aligned} & 240 \\ & 305 \\ & 215 \\ & 275 \\ & 265 \\ & 335 \\ & 65 \\ & \\ & 12 \\ & -60 \\ & \\ & -60 \\ & \\ & 0.001 \\ & \\ & -100 \\ & -135 \\ & -128 \\ & -120 \end{aligned}$ | 365 325 380 | $\begin{aligned} & 400 \\ & 360 \\ & 415 \\ & 38 \end{aligned}$ | ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns min <br> pC typ <br> dB typ <br> dB typ <br> \% typ <br> dB typ <br> dB typ <br> dB typ <br> dB typ | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-8 \mathrm{~V}$ <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}^{4}$ <br> $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$, see Figure $21^{1}$ <br> $R_{L}=300 \Omega, C_{L}=35 \mathrm{pF}^{4}$ <br> $V_{S}=3 \mathrm{~V}$, see Figure $23^{1}$ <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}^{4}$ <br> $V_{S}=3 \mathrm{~V}$, see Figure $23^{1}$ <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}^{4}$ <br> $V_{S A}=V_{S B}=3 \mathrm{~V}$, see Figure $22^{5}$ <br> $V_{S}=0 V, R_{S}=0 \Omega, C_{L}=1 \mathrm{nF}$, see Figure $24^{1,4,6}$ <br> $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}$, frequency $=1 \mathrm{MHz}$, <br> see Figure $25^{4}$ <br> $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}$, frequency $=1 \mathrm{MHz}$, <br> see Figure $26^{4}$ <br> $R_{L}=10 \mathrm{k} \Omega, 5 \mathrm{~V} p-\mathrm{p}$, frequency $=20 \mathrm{~Hz}$ to <br> 20 kHz , see Figure $28^{4}$ <br> $R_{L}=10 \mathrm{k} \Omega, 5 \mathrm{~V}$ p-p, frequency $=1 \mathrm{kHz}{ }^{4}$ <br> $R_{L}=10 \mathrm{k} \Omega, 5 \mathrm{~V}$ p-p, frequency $=20 \mathrm{kHz}{ }^{4}$ <br> $R_{L}=10 \mathrm{k} \Omega, 5 \mathrm{~V} p-\mathrm{p}$, frequency $=100 \mathrm{kHz}^{4}$ |

## SPECIFICATIONS

Table 1.

$1 V_{S}$ is the analog voltage for Terminal $S A$ or Terminal $S B$ and $I_{S}$ is the analog current for Terminal $S x$.
${ }^{2} V_{D}$ is the analog voltage on Terminal $D$.
${ }^{3} V_{I N}$ is the IN voltage, and $V_{G N D}$ is the $G N D$ voltage.
${ }^{4} R_{L}$ is the load resistance and $C_{L}$ is the load capacitance.
${ }^{5} V_{S A}$ is the Source $A$ voltage, and $V_{S B}$ is the Source $B$ voltage.
${ }^{6} R_{S}$ is the source resistance.
CONTINUOUS CURRENT PER CHANNEL, SX OR D
Table 2.

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CONTINUOUS CURRENT PER CHANNEL |  |  |  |  |  |
| Dual Supply <br> 8-Lead LFCSP $\left(\theta_{\mathrm{JA}}=64.9^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 310 | 180 | 95 | mA maximum | $\mathrm{V}_{\mathrm{DD}}=+4.5 \mathrm{~V}, \mathrm{~V}_{S S}=-7.2 \mathrm{~V}$ |

## ABSOLUTE MAXIMUM RATINGS

$T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

## Table 3.

| Parameter | Rating |
| :--- | :--- |
| $V_{D D}$ to $V_{S S}$ | 18 V |
| $V_{D D}$ to GND | -0.3 V to +16.5 V |
| $\mathrm{~V}_{S S}$ to GND | +0.3 V to -16.5 V |
| Analog Inputs ${ }^{1}$ | $\mathrm{~V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or |
|  | 30 mA, whichever occurs first |
| Digital Inputs $^{1}$ | $\mathrm{GND}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or |
|  | 30 mA, whichever occurs first |
| Peak Current, Sx or D (Pulsed at $1 \mathrm{~ms}, 10 \%$ | 600 mA |
| Duty-Cycle Maximum) |  |
| Continuous Current per Channel, Sx or D | Data in Table $2+15 \%$ mA |
| Temperature |  |
| $\quad$ Operating Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction | $150^{\circ} \mathrm{C}$ |
| Reflow Soldering Peak, Pb Free | $\mathrm{JEDEC}-\mathrm{J}$-STD- -020 |
| Peak Temperature | $260^{\circ} \mathrm{C}$ |

1 Over voltages at IN, SX, or D are clamped by internal diodes. Limit the current to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JA}}$ is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure, and $\theta_{\mathrm{Jc}}$ is the junction-to-case thermal resistance.
Table 4. Thermal Resistance

| Package Type ${ }^{1}$ | $\theta_{\mathrm{JA}}$ | $\theta_{\mathrm{JC}}$ | Unit |
| :--- | :--- | :--- | :--- |
| CP-8-31 | 64.90 | 14.31 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 1 Thermal impedance simulated values are based on a JEDEC | 2S2P thermal |  |  |
| test board with four thermal vias. See JEDEC JESD-51. |  |  |  |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



## NOTES

1. EXPOSED PAD TIED TO SUBSTRATE, $\mathrm{V}_{\text {SS }}$. §ั

Figure 2. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | D | Drain Terminal. The D pin can be an input or output. |
| 2 | SA | Source Terminal. The SA pin can be an input or output. |
| 3 | GND | Ground ( 0 V ) Reference. |
| 4 | $V_{D D}$ | Most Positive Power Supply Potential. Decouple the $\mathrm{V}_{\text {DD }}$ pin using a $0.1 \mu \mathrm{~F}$ capacitor to GND. |
| 5 | EN | Active High Digital Input. When the EN pin is low, the device is disabled, and the SA, SB, and D terminals are high impedance. When the EN pin is high, the IN logic input determines which switch is turned on. |
| 6 | IN | Logic Control Input. |
| 7 | $V_{S S}$ | Most Negative Power Supply Potential. Decouple the $\mathrm{V}_{S S}$ pin using a $0.1 \mu \mathrm{~F}$ capacitor to GND. |
| 8 | SB | Source Terminal. The SB pin can be an input or output. |
| 0 | EPAD | Exposed Pad. Exposed pad tied to substrate, $\mathrm{V}_{S S}$. |

## Table 6. Truth Table

| EN | IN | D |
| :--- | :--- | :--- |
| 0 | $X^{1}$ | High impedance |
| 1 | 0 | SA |
| 1 | 1 | SB |

1 X means don't care.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. On Resistance as a Function of $V_{S}$ and $V_{D}$


Figure 4. On Resistance as a Function of $V_{S}$ and $V_{D}$ for Different Temperatures


Figure 5. Off Leakage as a Function of Temperature


Figure 6. On Leakage as a Function of Temperature


Figure 7. IDD vs. Logic Level, IN


Figure 8. Charge Injection vs. VS

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. $P_{I N}$ Capacitance vs. VS


Figure 10. $\mathrm{t}_{\text {TRANSIITION }}$ Time vs. Temperature


Figure 11. Off Isolation vs. Frequency


Figure 12. Crosstalk vs. Frequency


Figure 13. Insertion Loss vs. Frequency


Figure 14. THD + N vs. Frequency

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 15. THD vs. Frequency


Figure 16. THD Fast Fourier Transform (FFT)


Figure 17. AC Power Supply Rejection Ratio (PSRR) vs. Frequency

## TEST CIRCUITS




Figure 20. On Leakage

Figure 18. On Resistance (IDS Is the Drain to Source Current.)


Figure 19. Off Leakage


Figure 21. Switching Times, $t_{\text {ON }}$ and $t_{\text {OFF }}$ (VOUT 1 the Output Voltage.)


Figure 22. Break-Before-Make Time Delay


Figure 23. Enable Delay, $\mathrm{t}_{\mathrm{ON}}(E N), \mathrm{t}_{\text {OFF }}$ (EN)


Figure 24. Charge Injection

## TEST CIRCUITS



Figure 25. Off Isolation



Figure 27. Bandwidth


Figure 28. THD and THD + N

Figure 26. Channel-to-Channel Crosstalk

## TERMINOLOGY

## $I_{D D}$

The positive supply current.

## Iss

The negative supply current.

## $\mathrm{V}_{\mathrm{D}}$ and $\mathrm{V}_{\mathrm{s}}$

The analog voltage on Terminal $D$ and Terminal $S$.

## Ron

The ohmic resistance between Terminal D and Terminal S .

## $\mathrm{R}_{\text {FLAT ON }}$

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

## $I_{s}$ Off

The source leakage current with the switch off.

## $I_{D}$ Off

The drain leakage current with the switch off.

## $I_{D}$ and $I_{S} O n$

The channel leakage current for Terminal $D$ and Terminal $S$ with the switch on.
$\mathrm{V}_{\mathrm{INL}}$
The maximum input voltage for Logic 0 .

## $\mathrm{V}_{\mathrm{INH}}$

The minimum input voltage for Logic 1.

## $\mathrm{I}_{\mathrm{INL}}$ and $\mathrm{I}_{\mathrm{INH}}$

The input high and low current of the digital input.

## $\mathrm{C}_{\mathrm{s}}$ Off

The off switch source capacitance, measured with reference to ground.

## $C_{D}$ Off

The off switch drain capacitance, measured with reference to ground.

## $C_{D}$ and $C_{s}$ On

The on switch capacitance for Terminal D and Terminal S, measured with reference to ground.

## $\mathrm{C}_{\text {IN }}$

The digital input capacitance.

## $\mathrm{t}_{\mathrm{ON}} \mathrm{EN}$

Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch on condition. See Figure 23.

## $t_{\text {OFF }}$ EN

Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch off condition. See Figure 23.

## $t_{\text {tRANSITION }}$

Delay time between the $50 \%$ and $90 \%$ points of the digital inputs and the switch on condition when switching from one address state to another.

## TD

Off time measured between the $80 \%$ point of both switches when switching from one address state to another. See Figure 22.

## Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching. See Figure 24.

## Off Isolation

A measure of unwanted signal coupling through an off switch. See Figure 25.

## Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. See Figure 26.

## Bandwidth

The frequency at which the output is attenuated by 3 dB . See Figure 27.

## Insertion Loss

The loss due to the on resistance of the switch. See Figure 27.

## THD + N

The ratio of the harmonic amplitude plus noise of the signal to the fundamental. See Figure 28.

## THD

THD is the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency. See Figure 28.

## TERMINOLOGY

## AC PSRR

AC PSRR measures the ability of a device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of the signal on the output to the amplitude of the modulation is the AC PSRR. See Figure 17.

## APPLICATIONS INFORMATION

## POWER AMPLIFIER GATE DRIVE

Figure 29 shows a typical application where the ADG1519 is used to set the gate bias voltage for an RF power amplifier for communications applications. The asymmetrical dual supply and rail-to-rail operation of the ADG1519 allows for negative voltages of up to -8 V for biasing gallium nitride ( GaN ) power amplifiers while the positive +5 V rail is ideal for laterally diffused metal-oxide semiconductor (LDMOS) power amplifiers.


Figure 29. GaN Power Amplifier Gate Drive

## POWER SUPPLY RAILS

To guarantee correct operation of the ADG1519, $0.1 \mu \mathrm{~F}$ decoupling capacitors are required on the $V_{D D}$ and $V_{S S}$ pins.
The ADG1519 can operate with asymmetrical bipolar supplies between of $V_{D D}=+5 \mathrm{~V} \pm 10 \%$ and $V_{S S}=-4.5 \mathrm{~V}$ to -8.8 V . The supplies on $V_{D D}$ and $V_{S S}$ do not have to be asymmetrical. However, the $V_{D D}$ to $V_{S S}$ range must not exceed 18 V as stated in the Absolute Maximum Ratings section.

## POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of an asymmetrical bipolar power solution is shown in Figure 30. The ADP5070 (dual switching regulator) generates a positive and negative supply rail for the ADG1519. Also shown in Figure 30 are two optional low dropout regulators (LDOs), the ADP7118 and ADP7182 positive and negative LDOs, respectively, that can be used to reduce the output ripple of the ADP5070 in ultralow noise sensitive applications.


Figure 30. Bipolar Power Solution
Table 7. Recommended Power Management Devices

| Product | Description |
| :--- | :--- |
| ADP5070 | $1 \mathrm{~A} / 0.6 \mathrm{~A}$, dc-to-dc switching regulator with independent positive <br> and negative outputs |
| ADP7118 | $20 \mathrm{~V}, 200 \mathrm{~mA}$, low noise, complementary metal oxide <br> semiconductor (CMOS) LDO linear regulator <br> $-28 \mathrm{~V},-200 \mathrm{~mA}$, low noise, LDO linear regulator |
| ADP7182 |  |

## OUTLINE DIMENSIONS



Figure 31. 8-Lead Lead Frame Chip Scale Package [LFCSP]
$2 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-8-31)
Dimensions shown in millimeters
Updated: January 15, 2022
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Packing Quantity | Package <br> Option | Marking Code |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADG1519BCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | LFCSP:LEADFRM CHIP SCALE | Reel, 3000 | CP-8-31 | S59 |

${ }^{1} Z=$ RoHS Compliant Part.

## EVALUATION BOARDS

Table 8.

| Model $^{1}$ | Description |
| :--- | :--- |
| EVAL-ADG1519EBZ | Evaluation Board |
| ${ }^{1}$ Z $=$ RoHS-Compliant Part. |  |

