ANALOG DEVICES

DI CMOS Protected Dual SPST Analog Switch

ADG200


FEATURES

Latch-Proof DI CMOS Overvoltage-Proof: V_{SUPPLY} $\pm 25V$ Superior DG-200 Replacement Break-Before-Make Switching Action R_{ON}: 100 Ω max over Full Temperature Range Direct TTL/CMOS Interface

GENERAL DESCRIPTION

The ADG200 is a dual single-pole-single-throw analog switch. In the ON condition, the switch conducts current in either direction, maintaining nearly constant ON resistance over the entire analog signal range. In the OFF condition, the switch blocks voltages of peak values equal to the switch V+ and Vsupplies. Switch action is break-before-make. The digital inputs interface directly to TTL or CMOS logic over the full operating temperature range.

Fabricated using an advanced monolithic dielectrically-isolated CMOS process, the ADG200 is a superior plug-in replacement for the DG200. The ADG200 provides additional advantages (over the DG200) of: overvoltage protection to ± 25 V beyond the power supplies, total latch-free operation, much lower power dissipation (30mW max) and faster switching time.



SWITCH STATES ARE FOR LOGIC "1" INPUT (POSITIVE LOGIC)

TOP VIEW

TOP VIEW

ORDERING INFORMATION

Commercial 0 to +70°C		ustrial o +85°C	Military -55°C to +125°C			
Plastic	Ceramic	TO-100	Ceramic	TO-100		
ADG200CJ	ADG200BP	ADG200BA	ADG200AP	ADG200AA ADG200AA/883		

Note: "/883" version is 100% screened to MIL-STD-883, class B as per note 7, page 2.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
 Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062

 Tel: 617/329-4700
 TWX: 710/394-6577

 West Coast
 Mid-West
 Texas

 714/842-1717
 312/894-3300
 214/231-5094

SPECIFICATIONS

	MAX LIMITS							TEST CONDITIONS ⁸			
		TYP1	AA, AP Suffix		BA, BP/CJ Suffix -25/0°C ² +25°C +85/70°C ²			Unless Noted $V_1 = +15V$			
CHARACTERISTIC	С'	+25°C	-55°C ²	+25°C	+125°C	-25/0°C ²	+25 C	+85/70 C*	UNITS	$V_2 = -15V, GND = 0V$	
SWITCH											
rDS(ON)	Drain-Source	60	70	70	100	80	80	100	Ω	$V_D = 10V$	$V_{IN} = 0.8V$
20(011)	ON Resistance	40	70	70	100	80	80	100		$V_{\rm D} = -10 \rm V$	$l_{\rm S} = 0.1 {\rm mA}$
IS(OFF)	Source OFF	0.2	500	2	500	500	5	500		$V_{\rm S} = 10 {\rm V}, {\rm V}_{\rm D} = -10 {\rm V}$	
-3(011)	Leakage Current	-0.2	-500	-2	-500	-500	-5	-500		$V_{\rm S} = -10V, V_{\rm D} = 10V$	
ID(OFF)	Drain OFF	0.3	500	2	500	500	5	500		$V_{D} = 10V, V_{S} = -10V$	$V_{IN} = 2.4V$
D(OFF)	Leakage Current	-0.3	-500	-2	-500	-500	-5	-500	nA	$V_{\rm D} = -10V, V_{\rm S} = 10V$	
ID(ON)3	Channel ON	0.1	500	2	500	500	2	500		$V_D = V_S = 10V$	V _{IN} = 0.8V
	Leakage Current	-0.1	-500	-2	-500	-500	-2	-500		$V_D = V_S = -10V$	1 IN - 0.01
INPUT											
INH	Input Current		-10	-1	-10	-10	-1	-10	μA	$V_{IN} = 2.4V$	
-184	Input Voltage High		10	1	10	10	1	10	hu	$V_{IN} = 15V$	
IIN(PEAK)4	Peak Input Current						and the second second second				
IN(PEAK)	Required for			NO	T APPLICA	BLE ⁴					
	Transition										
IINL	Input Current		-10	-1	-10	-10	-1	-10	μA	$V_{IN} = 0V$	
Int	Input Voltage Low		2.0							14	
DYNAMIC	1	1									
ton	Turo-ON Time*	300		1000^{2}			1000 ²			$V_{IN} = 3.5V$ to $0V$	$R_L = 1k\Omega, C_L = 35pF$
	Turn OFF Time ⁵	120		500 ²			500 ²		ns	$V_{IN} = 0V$ to 3.5V	$V_S = \pm 5V$
tOFF		120	\sim	300			500				vs 5 v
C _{S(OFF})	Source OFF	1	r -						pF	$V_{S} = 0V, V_{IN} = 5V$	
+	Capacitance	\downarrow \downarrow \downarrow	\sim								
CD(OKF)	Drzin OFF Capacitance	11		11					pF	$V_D = 0V, V_{IN} = 5V$	f = 140 kHz
				\sim			~			V V OV	
$C_{D(ON)} + C_{S(ON)}$	Channel ON	28		\setminus /		$ \rangle \rangle$	1	7	pF	$V_D = V_S = 0V$ $V_{IN} = 0V$	
	Capacitance			$\rightarrow +$						VIN = 0V	
OFF Isolation ⁶	\sim	64)				11		di	$V_{\rm IN} = 5V, R_{\rm L} = 1k\Omega, 0$	
			\sim							$V_S = 7V_{rms}, f = 500kH$	z
SUPPLY			\sim	/ \			11				
I ₁	Positive Supply Current	0.02	2	1	2		11	2	mA		
12	Negative Supply Current	-0.02	-2	-1	-	-2		-2	mA	Both Channels ON: VI	1 and 1
The second se								~			
I ₁	Positive Supply Current	0.1	2	1	2	2	1	- 7 /	mA	Both Channels OFF; V	- SV
12	Negative Supply Current	-0.02	-2	-1	-2	-2	-1	-14	mA	Both Channels OFF; v	IN - JV
									~		
PRICES	1-24 25-	99 100	-499 50	0-999 11	K				\$		
ADG200CJ	3.50 3.0	0 2.:	50 2	.25 2	2.00						
ADG200BP	11.00 8.5				5.50						
ADG200AP	13.00 10.0				7.75						
ADG200BA	3.50 3.0				2.00						
ADG200AA	11.00 9.0				7.00						
ADG200AA/883	15.00 12.7	5 11.2	25 11	.25 10	0.75						

NOTES: ¹Typical values for information only, not guaranteed or pro-duction tested. ²Guaranteed, not subject to 100% production test.

Guaranteed, not subject to 100% production test.
 ³ Ip(ON) is leakage from driver gate into ON switch.
 ⁴ Digital inputs are MOS gates. Typical leakage (+25°C) is less than 1 nanoamp. This is in contrast to other designs which require typically 150µA to switch.
 ⁴ Switch action is guaranteed break-before-make.
 ⁶ OFF isolation (dB) = 20 log V_S/V_D where V_S = input to OFF switch and V_D = output.

V_D = output.

7100% screened to MIL-STD-883, method 5004, para. 3.1.1 through 3.1.12 for a class B device. Final electrical tests are: (TDS(ON), IS(OFF), IQ(OFF), IQ(OFF), IA(1, INL, I, and I₂ at +25°C and +125°C (AA/883 version).
⁸ Functional operation is possible for supply voltages less than ±15V, but the input logic switching threshold will shift (see page 4).

Specifications subject to change without notice.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

ABSOLUTE MAXIMUM RATINGS

V _{IN} (Digital Input) to Ground
V _S or V _D to V ₁
$(1 \text{ second surge}) \dots + 25V, -40V$
(continuous) +20V, -35V
V_{S} or V_{D} to V_{2}
(1 second surge)
(continuous)20V, +35V
V ₁ to Ground0.3V, +17V
V_2 to Ground+0.3V, -17V
Current, Any Terminal Except S or D
Current, S or D
Current, S or D Pulsed
(1ms, 10% duty cycle max)

Operating Temperature
AA, AP Suffix
BA, BP Suffix. -25° C to $+85^{\circ}$ C
CJ Suffix 0° C to +70 $^{\circ}$ C
Storage Temperature
CJ Suffix65°C to +125°C
All Others $\dots \dots \dots$
Power Dissipation (Package)*
Metal Can** 450mW
14 Pin Ceramic DIP***
14 Pin Plastic DIP****
* Devices with all leads welded or soldered to printed circuit board

WARNING!


ESD SENSITIVE DEVICE

Derate 6mW/°C above +75°C **

*** Derate 11mW/°C above +75°C **** Derate 6.5mW/°C above +25°C

CIRCUIT DESCRIPTION

iaure



NOTE: LOGIC "0" ON IN TERMINAL CLOSES SWITCH BETWEEN S AND D.

1. Schematic Diagram (1 of 2 channels) CMOS devices m however, probake inalog switches and latch-up phenomenon necessitat lems with overvoltage protection circuitry. However, these protection circuits either cause degradation of importa itch parameters such as RON or leakage, or provide only limited protection in the event of overvoltage.

The ADG200 switch utilizes a dielectrically-isolated CMOS fabrication process to eliminate the four-layer structure found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 1. The output switching element consists of device numbers 17 and 20. Operation is as follows: for an "ON" switch, the gate of device 20 is V_1 and the gate of device 17 is V_2 from the driver circuits. Device numbers 14, 15, and 16 are "OFF" and numbers 18 and 19 are "ON". Hence, the back-gates of the P- and N-channel output devices (numbers 17 and 20) are tied together and floating. Floating the output switch back-gates with the signal input provides a flatter RON versus Vs. response.

For an "OFF" switch, device numbers 18 and 19 are "OFF", and the back-gates of devices 17 and 20 are tied through $1k\Omega$ resistors R3 and R4 to the respective supply voltages through the "ON" devices 14, 15, and 16.




Figure 2. ADG200 Output Switch Diode Equivalent Circuit

If a voltage is applied to the S or D terminals which exceeds V1 or V2, the S- or D-to-back-gate diode is forward biased; however, R3 and R4 provide current limiting action (Fig. 2).

nsequently, without external current limiting resistance r increased RON), the ADG200 series switches provide: Latch-proof operation. Overvoltage protection 25V beyond the supply voltage. An equivalent circuit of the output switch element in Figu

2 shows that, indeed, the $1k\Omega$ limiting resistors are in series with the back-gates of the P- and N-channel output devices not in series with the signal path between the S & D terminals.

In some applications it is possible to run on a parasitic NPN (drain to back-gate to source of the N-channel) transistor which causes device destruction under certain conditions. This case will only manifest itself when a negative overvoltage (and not a positive overvoltage) exists with another voltage source on the other side of the switch. Current limitation through external resistors (200 Ω) or the output of op amps will prevent damage to the device.

TYPICAL PERFORMANCE CHARACTERISTICS

V1 = +15V

500

MECHANICAL INFORMATION

Dimensions shown in inches and (mm).

14-PIN CERAMIC DIP






Figure 4. Input Logic Threshold vs. Power Supply Voltage



BONDING DIAGRAM Dimensions shown in inches and (mm).

NOTES:

1. BOND GND PIN FIRST TO MINIMIZE ESD HAZARD. 2. BONDING PADS ARE 0.004×0.004 INCHES (0.102×0.102 mm).



TO-100

-4-