

# DC – 3GHz 0.5 dB LSB 6-Bit Digital Attenuator

## **ADH424S**

#### 1.0 SCOPE

This specification documents the detail requirements for an internally defined equivalent flow per MIL-PRF-38535 Level V except as modified herein.

The manufacturing flow described in the RF & MICROWAVE STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification.

This data specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at http://www.analog.com/HMC424.

#### 2.0 Part Number

The complete part number(s) of this specification follows:

Specific Part Number	Description
ADH424-701G16	DC – 3 GHz, GaAs MMIC Hermetic 6-Bit Digital Attenuator

#### 3.0 Case Outline

The case outline is as follows:

Outline Letter	Descriptive Designator	Terminals	<u>Lead Finish</u>	Package style
Х	FR-16-2	16 Lead	Gold	Glass/Metal Hermetic SMT (G16)



Figure 1 – Functional Block Diagram 1/

1/ Package top view

ASD0016610

Rev. B Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

## ADH424S

	Package: X					
Pin Number	Terminal Symbol	Pin Type	Pin Description	Interface Schematic		
1, 12-16	V1, V6-V2	RF I/O	See Truth Table (Table III) and Control Voltages Table (Table IV)	v1-v6 0 500 =		
2, 4-6, 8, 9, 11	GND	Power	Ground <u>1</u> /			
3	RF1	RF I/O	This pin is DC coupled and matched to 50 Ω. Blocking capacitors are required if RF line potential is not equal to 0 V.			
7	Vee	Power	Supply Voltage			
10	RF2	RF I/O	This pin is DC coupled and matched to 50 Ω. Blocking capacitors are required if RF line potential is not equal to 0 V.			
Package Bottom	GND	Power	Ground <u>1</u> /			
Package Lid	None	None	No Internal Connection			

Figure 2 – Terminal Connections

1/ Package bottom must be connected RF/DC ground.

## 4.0 Specifications

4.1. <u>Absolute Maximum Ratings 1</u> /	
Control Voltage (VCTL on V1 to V6)	Vee – 0.5 Vdc
Bias Voltage (Vee)	7 Vdc
RF Input Power (0.5 – 3 GHz)	+25 dBm
Storage Temperature Range	65 °C to +150 °C
Junction Temperature Maximum (T <sub>J</sub> )	150 °C
Thermal Resistance, Junction-to-Case ( $\theta_{JC}$ )	330 °C/W
ESD Sensitivity (HBM)	Class 0, passed 50V
4.2.	
Supply Voltage Range (Vee)	5 Vdc ± 10 %
Ambient Operating Temperature Range (T <sub>A</sub> )	40 °C to +85 °C
4.3.	Nominal Operating Performance
<u>Characteristics</u> 2/	
Return Loss (RF1 & RF2, All Attenuation States, DC – 3 G	Hz) 12 dBm
Input Power 0.1 dB Compression (1 – 3 GHz)	22 dBm
Input Third Order Intercept Point (1 – 3 GHz) 3/	
REF State	46 dBm
All Other States	32 dBm
Switching Speed	
Rise/Fall (10% / 90% RF)	30 ns
On/Off (50% VCTL to 10% / 90% RF)	50 ns

<u>1</u>/ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. <u>2</u>/ All typical specifications apply at  $T_A = 25$  °C with Vee = -5 Vdc and VCTL = 0/-5 Vdc, unless otherwise noted.

 $3/f_1$  power =  $f_2$  power = 0 dBm, Fixed Delta F = 1 MHz

#### **TABLE I – ELECTRICAL PERFORMANCE CHARACTERISTICS**

Parameter		Conditions <u>1/2/</u>	Group A	Limits		
See notes at end of table	Symbol	specified	Subgroups	Min	Мах	Units
Insertion Loss <u>3</u> /	IL	3 GHz	4, 5, 6		3.6	dB
Attenuation Accuracy 0.5 – 31.5 dB states <u>3</u> / <u>4/ 5</u> /	AA	3 GHz	4, 5, 6	± (0.6 + 6% of Atten. Setting) Max		dB
Bias Current	lee		1, 2, 3		5	mA

TABLE I Notes:

1/ TA Nom = 25 °C, TA Max = 85 °C and TA Min = -40 °C, 50 ohm system, unless otherwise noted.

2/ Vee = -5 V, VCTL Low = 0 V, VCTL High = -5 V.

3/ RF Input Power = -15 dBm.

4/ Measured at major attenuation states only as shown in Table III.

5/ Referenced to Insertion Loss.

#### **TABLE IIA – ELECTRICAL TEST REQUIREMENTS:**

Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)
Interim Electrical Parameters	1, 4
Final Electrical Parameters	1, 4 <u>1</u> / <u>2</u> /
Group A Test Requirements	1, 2, 3, 4, 5, 6
Group C end-point electrical parameters	1, 4 <u>2</u> /
Group D end-point electrical parameters	1, 4

Table IIA Notes:

<u>1</u>/ PDA applies to Table I subgroup 1 and Table IIB delta parameters. <u>2</u>/ See Table IIB for delta parameters.

#### TABLE IIB – LIFE TEST/BURN-IN DELTA LIMITS 1/2/

Parameter	Test Conditions	Symbol	Delta	Units	
Bias Current	Per Table I	lee	± 10	%	
Insertion Loss		IL	± 1	dB	

Table IIB Notes:

1/ 240 hour burn in and 1000 hour life test (Group C) end point electrical parameters. 2/ Deltas are performed at  $T_A = +25$  °C only.

Control Voltage Input					Attonuation State	
V1	V2	V3	V4	V5	V6	
16 dB	8 dB	4 dB	2 dB	1 dB	0.5 dB	RF I - RF2
Low	Low	Low	Low	Low	Low	Reference IL
Low	Low	Low	Low	Low	High	0.5 dB
Low	Low	Low	Low	High	Low	1 dB
Low	Low	Low	High	Low	Low	2 dB
Low	Low	High	Low	Low	Low	4 dB
Low	High	Low	Low	Low	Low	8 dB
High	Low	Low	Low	Low	Low	16 dB
High	High	High	High	High	High	31.5 dB

## TABLE III – TRUTH TABLE

Table III Note:

1/ Any combination of the above states will provide an attenuation approximately equal to the sum of the bits selected.

## **TABLE IV – CONTROL VOLTAGES**

State	Bias Condition
Low	0 V to -3 V @ 35 μΑ Typical
High	-5 V to -4.2 V @ 5 μΑ Typical

## 5.0 Burn-In Life Test, and Radiation

- 5.1. <u>Burn-In Test Circuit, Life Test Circuit</u> HTRB is not applicable for this drawing.
- 5.2. Test Conditions and Circuit

The test conditions and circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 test condition B of MIL-STD-883.

## 6.0 MIL-PRF-38535 QMLV Exceptions

The manufacturing flow described in the RF & MICROWAVE STANDARD SPACE LEVEL PRODUCTS PROGRAM is to be considered a part of this specification. The brochure describes standard QMLV exceptions for Aerospace products run at the ADI Chelmsford, MA facility.

## 6.1. Wafer Fabrication

Foundry information is available upon request.

6.2. <u>Group D</u>

Group D-5 Salt Atmosphere testing is not performed.

## 7.0 Application Notes

The circuit board used in the final application should be generated with proper RF circuit design techniques. Signal lines at the RF ports should have 50 Ohm impedance. Also, the package ground leads, and package bottom should be connected directly to the ground plane. The recommended circuit board material is Rogers 4350.

## 8.0 Package Outline Dimensions

The G16 package and outline dimensions can be found at <u>http://www.analog.com</u> or upon request.

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADH424-701G16	–40 °C to +85 °C	16 Lead Glass/Metal Hermetic SMT	G16 (FR-16-2)

	Revision History				
Rev	Description of Change	Date			
А	Initial Release	8/20/2021			
В	Update internal description	9/22/2021			

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Printed in the U.S.A. 09/21



www.analog.com

ASD0016610 Rev. B | Page 7 of 7