## ADM1068/ADM1069/ADM1168/ADM1169 Configuration Registers

by Peter Canty and Michael Bradley

## INTRODUCTION

The ADM1068/ADM1069/ADM1168/ADM1169 family of fully programmable supply sequencers and supervisors can be used as complete supply management solutions in systems using multiple voltage supplies. Such applications include line cards in telecommunications infrastructure equipment (central office, base stations) and blade cards in servers.
All features of the ADM1068/ADM1069/ADM1168/ADM1169 are programmable through an SMBus interface. The devices also contain nonvolatile memory (EEPROM), allowing the configuration of these features to be stored on-chip and downloaded on each power-up.

This application note briefly outlines the functions of the devices and provides details of the registers required to set up device configuration.
For more information on the features and functions of the ADM1068/ADM1069/ADM1168/ADM1169, see the relevant data sheets.


Figure 1. ADM1069 Functional Block Diagram

## TABLE OF CONTENTS

Introduction ..... 1
Revision History ..... 2
Updating Memory, Enabling Block Erase, and Downloading EEPROM ..... 3
Inputs ..... 4
Outputs ..... 12
Sequencing Engine ..... 17
Configuring Sequence Engine States to Write into the Black Box EEPROM on the ADM1168/ADM1169 ..... 22
REVISION HISTORY
8/13-Rev. A to Rev. B
Change to PDO Pull-Up Column of Table 3 ..... 15
Change to PDO Pull-Up Column of Table 3 ..... 16
12/10—Rev. 0 to Rev. A
Added ADM1168 and ADM1169

$\qquad$ Throughout
Changes to Introduction 1
Deleted Figure 2, Figure 4, Figure 5, and Figure 7 to Figure 10,Renumbered Subsequent Figures
$\qquad$ .Throughout
Separated Table 6 into Table 6 and Table 7, Renumbered
Subsequent Tables ..... 20
Added Table 9 to Table 11 ..... 21
Separated Table 12 into Table 12 to Table 21 ..... 24
Added the Black Box Status Registers and Fault Records onthe ADM1168/ADM1169 Section.31
Added the Use of the REVID Register Section. ..... 31
ADM1069/ADM1169 ADC ..... 24
ADM1069/ADM1169 DACs ..... 27
Warnings, Faults, and Status ..... 30
Warnings ..... 30
Fault/Status Reporting ..... 30
Black Box Status Registers and Fault Records on the ADM1168/ADM1169 ..... 31
Use of the REVID Register ..... 31

## UPDATING MEMORY, ENABLING BLOCK ERASE, AND DOWNLOADING EEPROM

The configuration registers of the ADM1068/ADM1069/ ADM1168/ADM1169 can be updated over the SMBus interface. The devices must be explicitly set up to allow updates to the configuration registers to occur. The details of how to configure the devices are included in Table 1.
The devices contain both volatile and nonvolatile memory, which must be accessed correctly if any alterations to the configuration are to be updated properly in the devices.
The volatile memory of the devices is constructed with double buffered latches. For information on this construction, see the relevant device data sheet. Note that none of the ADC readback functions on the ADM1069/ADM1169 are double buffered.
The register/bit map detail in Table 1 shows the bits required to

- Update volatile memory in real time.
- Update volatile memory offline, then update all at once.
- Enable block erase.
- Download EEPROM contents to RAM.

There are 1024 bytes of EEPROM on the ADM1068/ADM1069/ ADM1168/ADM1169. The EEPROM is assigned as follows:

- 256 bytes for device configuration
- 256 bytes for use as a scratchpad area (for example, a board revision number)
- 512 bytes for the sequencing engine configuration

The 256 bytes of device configuration EEPROM are grouped in eight pages of 32 bytes each. These bytes are located at Register 0xF800 to Register 0xF8FF.

For the first five pages, there is a direct one-to-one match between the EEPROM registers and the volatile RAM registers described in this data sheet. For example, if the overvoltage threshold for VP1 resides in RAM at Register 0x00, it is stored in EEPROM at Register 0xF800.

The other three pages are reserved for factory calibration of the device. These cannot be accessed by the user. An attempt to read/write to Register 0xF8A0 through Register 0xF8FF results in a NACK (no acknowledge) from the ADM1068/ADM1069/ ADM1168/ADM1169.


Table 1.

| Reg. | Reg. Name | Bit No. | Mnemonic | R/W | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x90 | UPDCFG | $\begin{aligned} & 7: 3 \\ & 2 \\ & 1 \\ & 0 \end{aligned}$ | N/A EEBLKERS CFGUPD CONTUPD | $\begin{aligned} & \text { R/W } \\ & \text { W } \\ & \text { R/W } \end{aligned}$ | Cannot be used. <br> Enable configuration EEPROM block erase. <br> Update configuration registers from holding registers (self-clears). <br> Enable continuous update of configuration registers. |
| 0xD8 | UDOWNLD | $\begin{aligned} & 7: 1 \\ & 0 \end{aligned}$ | N/A EEDWNLD | W | Cannot be used. <br> Download configuration data from EEPROM. This also happens automatically at power-up. Self-clears on completion. |
| 0xF4 | MANID | 7:0 | MANID | R | Manufacturer's ID, returns $0 \times 41$. Can be used to verify communication with the device. |

## INPUTS

The ADM1068/ADM1069/ADM1168/ADM1169 devices have eight inputs. Four of these are dedicated supply fault detectors, highly programmable reset generators whose inputs can detect overvoltage, undervoltage, or out-of-window faults. With these four inputs, voltages from 0.573 V to 14.4 V can be supervised. The undervoltage and overvoltage thresholds can be programmed to an 8 -bit resolution. The comparators used to detect faults on the inputs have digitally programmable hysteresis to provide immunity to supply bounce. Each of these inputs also has a glitch filter whose timeout is programmable up to $100 \mu$ s.
The other four inputs have dual functionality. They can be used as analog inputs or as general-purpose logic inputs. As analog inputs, these channels function the same as those described earlier in this section. The major difference is that these inputs do not have internal attenuation resistors and present a true high impedance to the input pin. Their input range is, therefore, limited to 0.573 V to 1.375 V , but the high impedance means that an external resistor divide network can be used to divide down any out-of-range supply to a value within range. Therefore, $+48 \mathrm{~V},+24 \mathrm{~V},-5 \mathrm{~V}$, and -12 V can all be supervised by these channels with the appropriate external resistor network.

As digital inputs, these pins can be used to detect enable signals (such as PWRGD and POWRON) and are TTL and CMOS compatible. When used in this mode, the analog circuitry of these pins can be mapped to one of the dedicated analog input pins (VP1 to VP3 and VH). Therefore, VX1 can be used as a second detector on VP1, VX2 can be used with VP2, VX3 can be used with VP3, and VX4 can be used with VH. With a second detector available, the user can program alarm as well as fault functions.

If the digital inputs are left floating, the ADM1068/ADM1069/ ADM1168/ADM1169 provide an internal current sink on each pin so that it can be pulled to GND and, therefore, be a known condition.

Table 2 details all of the registers used to configure the inputs to perform the functions described in this section.

Table 2. Registers Used to Configure Inputs


| Input | Reg. No. |  | Bits | Bit Name | R/W | Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $0 \times 15$ | SFDV2SEL | $\begin{aligned} & 7: 2 \\ & 1: 0 \end{aligned}$ | SEL1 to SELO | R/W | Cannot be used. |  |  |  |  |
|  |  |  |  |  |  | SEL1 | SELO | Ran | ge Se |  |
|  |  |  |  |  |  | $\begin{array}{\|l} \hline 0 \\ 0 \\ 1 \\ 1 \end{array}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ |  | range <br> rang <br> raw r <br> alow r | V to 6 V ) $(0.573 \mathrm{~V}$ to 1.375 V ) $(0.573 \mathrm{~V}$ to 1.375 V ) |
| VP3 | $\begin{aligned} & 0 \times 18 \\ & 0 \times 19 \\ & 0 \times 1 \mathrm{~A} \\ & 0 \times 1 \mathrm{~B} \\ & 0 \times 1 \mathrm{C} \end{aligned}$ | PS3UVTH PS3UVHYST <br> SFDV3CFG | 7:0 <br> 7:5 <br> 4:0 <br> 7:0 <br> 7:5 <br> 4:0 <br> 7:5 <br> 4:2 <br> 1:0 <br> 7:2 <br> 1:0 | UV7 to UV0 | R/W <br> R/W <br> R/W <br> R/W | 8-bit digital value for OV threshold on VP3. <br> Cannot be used. <br> 5-bit hysteresis to be subtracted from PS3OVTH when OV is true. <br> 8-bit digital value for UV threshold on VP3. <br> Cannot be used. <br> 5-bit hysteresis to be added from PS3UVTH when UV is true. <br> Cannot be used. |  |  |  |  |
|  |  |  |  | GF2 to GF0 |  | GF2 | GF1 |  | GFO | Delay ( $\mu \mathrm{s}$ ) |
|  |  |  |  |  |  |   <br> 0  <br> 0  <br> 0  <br> 0  <br> 1  <br> 1  <br> 1  <br> 1  | 00110011 |  | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ 5 \\ 10 \\ 20 \\ 30 \\ 50 \\ 75 \\ 100 \\ \hline \end{array}$ |
|  |  |  |  | FLT1 to FLT0 | R/W | FLT1 $\quad$ FLT0 |  |  | Fault Type Select |  |
|  |  |  |  |  |  | 0 0 <br> 0 1 <br> 1 0 <br> 1 1 |  |  | OV <br> UV or OV <br> UV <br> Off |  |
|  | 0x1D | SFDV3SEL |  | SEL1 to SELO | R/W | Cannot be used. |  |  |  |  |
|  |  |  |  |  |  | SEL1 |  |  | Range Select |  |
|  |  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ |  | Midrange ( 2.5 V to 6 V ) <br> Low range ( 1.25 V to 3 V ) <br> Ultralow range ( 0.573 V to 1.375 V ) <br> Ultralow range ( 0.573 V to 1.375 V ) |  |
| VH | $\begin{aligned} & \hline 0 \times 20 \\ & 0 \times 21 \\ & \\ & 0 \times 22 \\ & 0 \times 23 \\ & 0 \times 24 \end{aligned}$ | PSVHOVTH PSVHOVHYST <br> PSVHUVTH PSVHUVHYST <br> SFDVHCFG | $\begin{aligned} & \hline 7: 0 \\ & 7: 5 \\ & 4: 0 \\ & 7: 0 \\ & 7: 5 \\ & 4: 0 \\ & 7: 5 \\ & 4: 2 \end{aligned}$ | OV7 to OV0 <br> HY4 to HY0 UV7 to UV0 <br> GF2 to GF0 | R/W <br> R/W <br> R/W <br> R/W | 8-bit digital value for OV threshold on VH . <br> Cannot be used. <br> 5-bit hysteresis to be subtracted from PSVHOVTH when OV is true. <br> 8-bit digital value for UV threshold on VH. <br> Cannot be used. <br> 5-bit hysteresis to be added from PSVHUVTH when UV is true. <br> Cannot be used. |  |  |  |  |
|  |  |  |  |  |  | GF2 | GF1 | GF0 | Delay ( $\mu \mathrm{s}$ ) |  |
|  |  |  |  |  |  | 0 0 0 0 0 1 1 1 1 | 0 0 1 1 0 0 1 1 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 5 \\ & 10 \\ & 20 \\ & 30 \\ & 50 \\ & 75 \\ & 100 \\ & \hline \end{aligned}$ |  |






| Input | Reg. No. | Reg. Name | Bits | Bit Name | R/W | Desc | ption |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 2:0 | GF2 to GF0 | R/W | Glitch | filter- | engt | f time for whic |
|  |  |  |  |  |  | GF2 | GF1 | GFO | Delay ( $\mu \mathrm{s}$ ) |
|  |  |  |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  | 0 | 0 | 1 | 5 |
|  |  |  |  |  |  | 0 | 1 | 0 | 10 |
|  |  |  |  |  |  | 0 | 1 | 1 | 20 |
|  |  |  |  |  |  | 1 | 0 | 0 | 30 |
|  |  |  |  |  |  | 1 | 0 | 1 | 50 |
|  |  |  |  |  |  | 1 | 1 | 0 | 75 |
|  |  |  |  |  |  | 1 | 1 | 1 | 100 |
| VX1 to VX4, | 0x91 | PDEN1 | 7 |  |  | Cann | t be us |  |  |
|  |  |  | 6 | A1PDOWN | R/W | 1 = en | able 20 | $\mu \mathrm{A}$ pu | down on A1. |
|  |  |  | 5 | AOPDOWN | R/W | 1 = en | able 20 | $\mu \mathrm{A}$ pu | down on A0. |
|  |  |  | 4 | VX4PDOWN | R/W | 1 = en | able 20 | $\mu \mathrm{A}$ pul | down on VX4. |
|  |  |  | 3 | VX3PDOWN | R/W | 1 = en | able 20 | $\mu \mathrm{A}$ pu | down on VX3. |
|  |  |  | 2 | VX2PDOWN | R/W | 1 = | able 20 | $\mu \mathrm{A}$ pul | down on VX2. |
|  |  |  | 1 | VX1PDOWN | R/W | 1 = | able 20 | $\mu \mathrm{A}$ pu | down on VX1. |
|  |  |  | 0 |  |  | Cann |  |  |  |

## OUTPUTS

The ADM1068/ADM1069/ADM1168/ADM1169 devices have eight programmable driver outputs (PDOs). Supply sequencing is achieved with the devices by using the PDOs as control signals for supplies. The output drivers can be used either as logic enables or as FET drivers.
The PDOs can be used for a number of functions; the primary function is to provide enable signals for LDOs or dc-to-dc converters, which generate supplies locally on a board. The PDOs can also be used to provide a POWER_GOOD signal when the inputs are in tolerance or to provide a reset output if one of the inputs goes out of spec (this can be used as a status signal for a DSP, FPGA, or other microcontroller).
The PDOs can be programmed to pull up to a number of different options. The outputs can be programmed as

- Open drain (allowing the user to connect an external pullup resistor)
- Weak pull-up to $V_{\text {DDCAP }}$
- Strong pull-up to VddCap
- Weak pull-up to VPx
- Strong pull-up to VPx
- Strong pull-down to GND
- Internally charge-pumped high drive (12 V, PDO1 to PDO6)

The last option (available only on PDO1 to PDO6) allows the user to directly drive a voltage high enough to fully enhance an external N-FET, which is used to isolate, for example, a cardside voltage from a backplane supply (a PDO sustains greater than 10.5 V into a $1 \mu \mathrm{~A}$ load). The pull-down switches can be used to drive status LEDs.
The data driving each of the PDOs can come from one of three sources. The source can be enabled in the PDOCFG configuration register. The data sources are

- An output from the sequence engine (SE). This is how the devices normally operate with the ADM1068/ADM1069/ ADM1168/ADM1169 controlling the outputs.
- Directly from the SMBus. A PDO can be configured so that the SMBus has direct control over it. This enables software control of the PDOs. Thus, a microcontroller can be used to initiate a software power-up/power-down sequence.
- An on-chip clock. A 100 kHz clock is generated on the device. This clock can be made available on any of the PDOs. It can be used to clock an external device such as an LED, for example.

Table 3 details all of the registers used to configure the outputs to perform the functions described in this section.

Table 3. Registers Used to Configure Outputs

| Output | Reg. <br> No. | Reg. Name | Bits | Bit Name | R/W | Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PDO1 | 0x07 | PDO1CFG | $\begin{aligned} & \hline 7 \\ & 6: 4 \end{aligned}$ | CFG6 to CFG4 | R/W | Controls the logic source driving the PDO, that is, the SE, the internal clock, or the SMBus, directly. |  |  |  |  |
|  |  |  |  |  |  | CFG6 | CFG5 | CFG4 | PDO S | atus |
|  |  |  |  |  |  | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 0 \\ 0 \\ 1 \end{array}$ | $\begin{aligned} & \hline 0 \\ & \hline 0 \\ & 1 \\ & 1 \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \\ & \mathrm{X} \end{aligned}$ | Disab <br> Enable <br> Enable <br> Enable <br> Enabl | d with weak pull-down <br> d, follows the logic driven by the SE <br> SMBus data, drive low <br> SMBus data, drive high <br> 100 kHz clock out onto pin |
|  |  |  | 3:0 | CFG3 to CFG0 | R/W | Determines the format of the pull-up on the PDO. |  |  |  |  |
|  |  |  |  |  |  | CFG3 | CFG2 | CFG1 | CFG0 | PDO Pull-Up |
|  |  |  |  |  |  | 0 | 0 | 0 | X | None |
|  |  |  |  |  |  | 0 | $0$ | $1$ | x | Pull-up to 12 V charge pump voltage |
|  |  |  |  |  |  | 0 | 1 | 1 | $0$ | Weak pull-up to VP1 |
|  |  |  |  |  |  | 0 | 1 | 1 | $1$ | Strong pull-up to VP1 |
|  |  |  |  |  |  | 1 | 0 | 0 | $0$ | Weak pull-up to VP2 |
|  |  |  |  |  |  | 1 | 0 | 0 | $1$ | Strong pull-up to VP2 |
|  |  |  |  |  |  | 1 | 0 | 1 | $0$ | Weak pull-up to VP3 |
|  |  |  |  |  |  | 1 | 0 | 1 | 1 | Strong pull-up to VP3 |
|  |  |  |  |  |  | 1 | 1 | 1 | 0 | Weak pull-up to V ${ }_{\text {dDCAP }}$ |
|  |  |  |  |  |  | 1 | 1 | 1 | 1 | Strong pull-up to V ${ }_{\text {dDCAP }}$ |
| PDO2 | 0x0F | PDO2CFG | $\begin{aligned} & \hline 7 \\ & 6: 4 \end{aligned}$ | CFG6 to CFG4 | R/W | Cannot be used. |  |  |  |  |
|  |  |  |  |  |  | Controls the logic source driving the PDO, that is, the SE, the internal clock, or the SMBus, directly. |  |  |  |  |
|  |  |  |  |  |  | CFG6 | CFG5 | CFG4 | PDO Status |  |
|  |  |  |  |  |  | 0 | 0 | 0 | Disabled with weak pull-down |  |
|  |  |  |  |  |  | 0 | 0 | 1 | Enabled, follows the logic driven by the SE |  |
|  |  |  |  |  |  | 0 | 1 | 0 | Enables SMBus data, drive low |  |
|  |  |  |  |  |  | 0 | 1 | 1 | Enables SMBus data, drive high |  |
|  |  |  |  |  |  | 1 | X | X | Enables 100 kHz clock out onto pin |  |
|  |  |  | 3:0 | CFG3 to CFG0 | R/W | Determines the format of the pull-up on the PDO. |  |  |  |  |
|  |  |  |  |  |  | CFG3 | CFG2 | CFG1 | CFG0 | PDO Pull-Up |
|  |  |  |  |  |  | 0 | 0 | 0 | X | None |
|  |  |  |  |  |  | 0 | 0 | 1 | X | Pull-up to 12 V charge pump voltage |
|  |  |  |  |  |  | 0 | 1 | 1 | 0 | Weak pull-up to VP1 |
|  |  |  |  |  |  | 0 | 1 | 1 | 1 | Strong pull-up to VP1 |
|  |  |  |  |  |  | 1 | 0 | 0 | 0 | Weak pull-up to VP2 |
|  |  |  |  |  |  | 1 | 0 | 0 | 1 | Strong pull-up to VP2 |
|  |  |  |  |  |  | 1 | 0 | 1 | 0 | Weak pull-up to VP3 |
|  |  |  |  |  |  | 1 | 0 | 1 | 1 | Strong pull-up to VP3 |
|  |  |  |  |  |  | 1 | 1 | 1 | 0 | Weak pull-up to V ${ }_{\text {DDCAP }}$ |
|  |  |  |  |  |  | 1 | 1 | 1 | 1 | Strong pull-up to V DDCAP |


| Output | Reg. <br> No. | Reg. <br> Name | Bits | Bit Name | R/W | Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PDO3 | 0x17 | PDO3CFG | $\begin{array}{\|l\|} \hline 7 \\ 6: 4 \\ \hline \end{array}$ | CFG6 to CFG4 | R/W | Cannot be used. <br> Controls the logic source driving the PDO, that is, the SE, the internal clock, or the SMBus, directly. |  |  |  |  |
|  |  |  |  |  |  | CFG6 | CFG5 | CFG4 | PDO Status <br> Disabled with weak pull-down Enabled, follows the logic driven by the SE Enables SMBus data, drive low Enables SMBus data, drive high Enables 100 kHz clock out onto pin |  |
|  |  |  |  |  |  | 10 0 0 0 1 | 0 0 1 1 $X$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \\ & x \end{aligned}$ |  |  |
|  |  |  | 3:0 | CFG3 to CFG0 | R/W | Determines the format of the pull-up on the PDO. |  |  |  |  |
|  |  |  |  |  |  | CFG3 | CFG2 | CFG1 | CFG0 | PDO Pull-Up |
|  |  |  |  |  |  | 0 0 0 0 1 1 1 1 1 | 0 0 1 1 0 0 0 0 1 1 | 0   <br> 1   <br> 1   <br> 1   <br> 0   <br> 0   <br> 1   <br> 1   <br> 1   <br> 1   <br>    | None <br> $300 \mathrm{k} \Omega$ pull-up to 12 V charge pump voltage <br> Weak pull-up to VP1 <br> Strong pull-up to VP1 <br> Weak pull-up to VP2 <br> Strong pull-up to VP2 <br> Weak pull-up to VP3 <br> Strong pull-up to VP3 <br> Weak pull-up to VDDCAP <br> Strong pull-up to VDDCAP |  |
| PDO4 | 0x1F | PDO4CFG | $\begin{aligned} & \hline 7 \\ & 6: 4 \end{aligned}$ | CFG6 to CFG4 | R/W | Cannot be used. <br> Controls the logic source driving the PDO, that is, the SE, the internal clock, or the SMBus, directly. |  |  |  |  |
|  |  |  |  |  |  | CFG6 <br> 0 <br> 0 <br> 0 <br> 0 <br> 1 | CFG5 | CFG4 | PDO Status |  |
|  |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 1 \\ 1 \\ \mathrm{X} \\ \hline \end{array}$ | 0 1 0 1 X | Disabled with weak pull-down <br> Enabled, follows the logic driven by the SE <br> Enables SMBus data, drive low <br> Enables SMBus data, drive high <br> Enables 100 kHz clock out onto pin |  |
|  |  |  | 3:0 | CFG3 to CFG0 | R/W | Determines the format of the pull-up on the PDO. |  |  |  |  |
|  |  |  |  |  |  | CFG3 <br> 0 <br> 0 <br> 0 <br> 0 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 | CFG2 | CFG1 | CFGOXX01010101 | PDO Pull-Up <br> none <br> Pull-up to 12 V charge pump voltage <br> Weak pull-up to VP1 <br> Strong pull-up to VP1 <br> Weak pull-up to VP2 <br> Strong pull-up to VP2 <br> Weak pull-up to VP3 <br> Strong pull-up to VP3 <br> Weak pull-up to $\mathrm{V}_{\text {DCAP }}$ <br> Strong pull-up to VDCCAP |
|  |  |  |  |  |  |  | $\qquad$ | $\qquad$ |  |  |
| PDO5 | 0x27 | PDO5CFG | $\begin{aligned} & \hline 7 \\ & 6: 4 \end{aligned}$ | CFG6 to CFG4 | R/W | Cannot be used. <br> Controls the logic source driving the PDO, that is, the SE, the internal clock, or the SMBus, directly. |  |  |  |  |
|  |  |  |  |  |  | CFG6 | CFG5 | CFG4 | PDO Status |  |
|  |  |  |  |  |  | c <br> 0 <br> 0 <br> 0 <br> 0 <br> 1 | 0 0 1 1 $X$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \\ & X \end{aligned}$ | Disabled with weak pull-down <br> Enabled, follows the logic driven by the SE <br> Enables SMBus data, drive low <br> Enables SMBus data, drive high <br> Enables 100 kHz clock out onto pin |  |

AN-721



## SEQUENCING ENGINE

The ADM1068/ADM1069/ADM1168/ADM1169 incorporate a sequencing engine (SE) that provides the user with powerful and flexible control of sequencing. The SE implements state machine control of the PDO outputs, with state changes conditional on input events. SE programs can enable complex control of boards, such as power-up and power-down sequence control, fault event handling, and interrupt generation on warnings. A watchdog function to verify the continued operation of a processor clock can be integrated into the SE program. The SE can also be controlled via the SMBus, giving software or firmware control of the board sequencing.
Considering the function of the SE from an applications viewpoint, it is best to think of the SE as providing a state for a state machine. This state has the following attributes:

- It is used to monitor signals indicating the status of the eight input pins, VP1 to VP3, VH, and VX1 to VX4.
- It can be entered from any other state.
- There are three exit routes that move the state machine to the next state: end-of-step detection, monitoring fault, and timeout.
- Delay timers for the end-of-step and timeout blocks can be programmed independently and change with each state change. The range of timeouts is from 0 ms to 400 ms .
- The output condition of the eight PDO pins is defined and fixed within a state.
- The transition from one state to the next is made in less than $10 \mu \mathrm{~s}$, the time taken to download a state definition from EEPROM to the SE.


Figure 3. State Cell
The ADM1068/ADM1069/ADM1168/ADM1169 offer up to 63 such state definitions. Each state is defined by a 64 -bit word.
Table 4 shows the details of the 64 bits that define a state. Table 8 details how to communicate with the SE. Table 9 provides details of additional sequence engine control registers present in the ADM1168/ADM1169 that allow the sequence engine to be restarted.

Table 4. Starting Address for Each State in SE

| State | Start Address |
| :---: | :---: |
| Reserved State | FA00 |
| State 1 | FA08 |
| State 2 | FA10 |
| State 3 | FA18 |
| State 4 | FA20 |
| State 5 | FA28 |
| State 6 | FA30 |
| State 7 | FA38 |
| State 8 | FA40 |
| State 9 | FA48 |
| State 10 | FA50 |
| State 11 | FA58 |
| State 12 | FA60 |
| State 13 | FA68 |
| State 14 | FA70 |
| State 15 | FA78 |
| State 16 | FA80 |
| State 17 | FA88 |
| State 18 | FA90 |
| State 19 | FA98 |
| State 20 | FAAO |
| State 21 | FAA8 |
| State 22 | FAB0 |
| State 23 | FAB8 |
| State 24 | FAC0 |
| State 25 | FAC8 |
| State 26 | FADO |
| State 27 | FAD8 |
| State 28 | FAEO |
| State 29 | FAE8 |
| State 30 | FAFO |
| State 31 | FAF8 |


| State | Start Address |
| :--- | :--- |
| State 32 | FB00 |
| State 33 | FB08 |
| State 34 | FB10 |
| State 35 | FB18 |
| State 36 | FB20 |
| State 37 | FB28 |
| State 38 | FB30 |
| State 39 | FB38 |
| State 40 | FB40 |
| State 41 | FB48 |
| State 42 | FB50 |
| State 43 | FB58 |
| State 44 | FB60 |
| State 45 | FB68 |
| State 46 | FB70 |
| State 47 | FB78 |
| State 48 | FB80 |
| State 49 | FB88 |
| State 50 | FB90 |
| State 51 | FB98 |
| State 52 | FBAO |
| State 53 | FBA8 |
| State 54 | FBB0 |
| State 55 | FBB8 |
| State 56 | FBC0 |
| State 57 | FBC8 |
| State 58 | FBD0 |
| State 59 | FBD8 |
| State 60 | FBE0 |
| State 61 | FBE8 |
| State 62 | FBF0 |
| State 63 |  |

Table 5. Bitmap for Definition of Each State in SE

\begin{tabular}{|c|c|c|c|c|c|}
\hline Reg. No. \& Bit \& SE Bit \& If 0... \& If 1... \& Notes \\
\hline 0 \& \[
\begin{aligned}
\& 0 \\
\& 1 \\
\& 2 \\
\& 3 \\
\& 4 \\
\& 5 \\
\& 6 \\
\& 7
\end{aligned}
\] \& \[
\begin{aligned}
\& \hline 0 \\
\& \hline 1 \\
\& 2 \\
\& 3 \\
\& 4 \\
\& 5 \\
\& 6 \\
\& 7 \\
\& \hline
\end{aligned}
\] \& Drive PDO1 Iow Drive PDO2 low Drive PDO3 low Drive PDO4 low Drive PDO5 low Drive PDO6 low Drive PDO7 low Drive PDO8 low \& Drive PDO1 high Drive PDO2 high Drive PDO3 high Drive PDO4 high Drive PDO5 high Drive PDO6 high Drive PDO7 high Drive PDO8 high \& \\
\hline 1 \& \[
\begin{aligned}
\& 0 \\
\& 1 \\
\& 2 \\
\& 3 \\
\& 4 \\
\& 5 \\
\& 5 \\
\& 6
\end{aligned}
\] \& \[
\begin{aligned}
\& \hline 8 \\
\& 9 \\
\& 10 \\
\& 11 \\
\& 12 \\
\& 13 \\
\& 13 \\
\& 14 \\
\& 15 \\
\& \hline
\end{aligned}
\] \& \begin{tabular}{l}
Exit state if VP1 = 0 \\
Mask VP1 monitoring \\
Exit state if VP2 \(=0\) \\
Mask VP2 monitoring
\end{tabular} \& \begin{tabular}{l}
Exit state if VP1 = 1 \\
Unmask VP1 monitoring \\
Exit state if VP2 = 1 \\
Unmask VP2 monitoring
\end{tabular} \& \begin{tabular}{l}
Reserved. \\
Reserved. \\
Reserved. \\
Reserved. \\
Monitor function: monitoring for faults on VP1 must be unmasked (next bit). \\
Bit \(11=1\); turns on the monitor function on VP1 channel. \\
Monitor function: monitoring for faults on VP2 must be unmasked (next bit). \\
Bit \(13=1\); turns on the monitor function on VP2 channel.
\end{tabular} \\
\hline 2 \& \[
\begin{aligned}
\& \hline 0 \\
\& 1 \\
\& 2 \\
\& 3 \\
\& 4 \\
\& 5 \\
\& 6
\end{aligned}
\] \& \[
\begin{aligned}
\& 16 \\
\& 17 \\
\& 18 \\
\& 19 \\
\& 20 \\
\& 21 \\
\& 22 \\
\& 23
\end{aligned}
\] \& \begin{tabular}{l}
Exit state if VP3 = 0 \\
Mask VP3 monitoring \\
Exit state if \(\mathrm{VH}=0\) \\
Mask VH monitoring \\
Exit state if \(\mathrm{VX} 1=0\) \\
Mask VX1 monitoring
\end{tabular} \& \begin{tabular}{l}
Exit state if VP3 = 1 \\
Unmask VP3 monitoring \\
Exit S=state if VH = 1 \\
Unmask VH monitoring \\
Exit state if \(\mathrm{VX} 1=1\) \\
Unmask VX1 monitoring
\end{tabular} \& \begin{tabular}{l}
Monitor function: monitoring for faults on VP3 must be unmasked (next bit). \\
Bit \(15=1\); turns on the monitor function on VP3 channel. \\
Monitor function: monitoring for faults on VH must be unmasked (next bit). \\
Bit \(19=1\); turns on the monitor function on VH channel. Reserved. \\
Reserved. \\
Monitor function: monitoring for faults on VX1 must be unmasked (next bit). \\
Bit \(23=1\); turns on monitoring on VX1 channel.
\end{tabular} \\
\hline 3 \& 0
1
2
3
4

5

6 \& \begin{tabular}{l}
24 <br>
25 <br>
26 <br>
27 <br>
28 <br>
29 <br>
30 <br>
31

 \& 

Exit state if $\mathrm{VX} 2=0$ <br>
Mask VX2 monitoring <br>
Exit state if $\mathrm{VX} 3=0$ <br>
Mask VX3 monitoring <br>
Exit state if $\mathrm{VX} 4=0$ <br>
Mask VX4 monitoring Mask WARNING monitoring <br>
TIMEOUT<0>

 \& 

Exit state if $\mathrm{VX} 2=1$ <br>
Unmask VX2 monitoring Exit state if VX3 = 1 <br>
Unmask VX3 monitoring Exit state if $\mathrm{VX} 4=1$ <br>
Unmask VX4 monitoring Unmask WARNING monitoring

 \& 

Monitor function: monitoring for faults on VX2 must be unmasked (next bit). <br>
Bit $25=1$; turns on monitoring on VX2 channel. <br>
Monitor function: monitoring for faults on VX3 must be unmasked (next bit). <br>
Bit $27=1$; turns on monitoring on VX3 channel. Monitor function: monitoring for faults on VX4 must be unmasked (next bit). <br>
Bit $29=1$; turns on monitoring on VX4 channel. <br>
Can only generate a monitor fault on WARNING = 1; therefore, no requirement for second bit to differentiate between WARNING $=0$ and WARNING $=1$. <br>
Timeout length. See Table 6.
\end{tabular} <br>

\hline 4 \& $$
\begin{aligned}
& \hline 0 \\
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& 5 \\
& 6 \\
& 7
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 32 \\
& 33 \\
& 34 \\
& 35 \\
& 36 \\
& 37 \\
& 38 \\
& 39
\end{aligned}
$$
\] \& ```

TIMEOUT<1>
TIMEOUT<2>
TIMEOUT<3>
SEQCOND<0>
SEQCOND<1>
SEQCOND<2>
SEQCOND<3>
Sequence on selected
input = high

``` & Sequence on selected input = low & \begin{tabular}{l}
Sequence condition. See Table 7. \\
SEQSENSE
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Reg. No. & Bit & SE Bit & If 0... & If 1... & Notes \\
\hline 5 & \begin{tabular}{l}
\[
\begin{aligned}
& 0 \\
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] \\
5 \\
6 \\
7
\end{tabular} &  & \begin{tabular}{l}
SEQDELAY<0> SEQDELAY<1> SEQDELAY<2> SEQDELAY<3> MONADDR<0> \\
MONADDR<1> MONADDR<2> MONADDR<3>
\end{tabular} & & \begin{tabular}{l}
Sequence delay. See Table 6. \\
MONADDR<5:0> is the state number (+1) to jump to if a monitor function fault occurs. For example, if MONADDR is set to 01000 (that is, 8), the SE jumps to State 8 (at Address FA40) if a monitor function fault occurs.
\end{tabular} \\
\hline 6 & \begin{tabular}{l}
\[
\begin{aligned}
& \hline 0 \\
& 1 \\
& 2
\end{aligned}
\] \\
3 \\
4 \\
5 \\
6 \\
7
\end{tabular} & \[
\begin{aligned}
& 48 \\
& 49 \\
& 50 \\
& \\
& \hline 51 \\
& 52 \\
& 53 \\
& 54 \\
& 55
\end{aligned}
\] & \begin{tabular}{l}
MONADDR<4> MONADDR<5> TIMADDR<0> \\
TIMADDR<1> TIMADDR<2> TIMADDR<3> TIMADDR<4> TIMADDR<5>
\end{tabular} & & TIMADDR<5:0> is the state number (+1) to jump to if a timeout fault occurs. For example, if TIMADDR is set to 01000 (that is, 8), the SE jumps to State 8 (at Address FA40) if a timeout function fault occurs. \\
\hline 7 & \begin{tabular}{l}
\[
0
\] \\
1 \\
2 \\
3 \\
4 \\
5 \\
6 \\
7
\end{tabular} & \[
\begin{aligned}
& \hline 56 \\
& \\
& \hline 57 \\
& 58 \\
& 59 \\
& 60 \\
& 61 \\
& 62 \\
& 63
\end{aligned}
\] & \begin{tabular}{l}
SEQADDR<0> \\
SEQADDR<1> \\
SEQADDR<2> \\
SEQADDR<3> \\
SEQADDR<4> \\
SEQADDR<5> \\
Round-robin disable \\
Fault latch closed
\end{tabular} & Round-robin enable Fault latch open & \begin{tabular}{l}
SEQADDR<5:0> is the state number ( +1 ) to jump to if a sequence state changes. For example, if SEQADDR is set to 01000 (that is, 8), the SE jumps to State 8 (at Address FA40) if a sequence state change occurs. \\
This is OR'ed with RRCTRL.2.
\end{tabular} \\
\hline
\end{tabular}

Table 6. Timeouts and Delays for Functions in the SE
\begin{tabular}{l|l}
\hline TIMEOUT<3:0>, SEQDELAY<3:0> & Delay \((\mathbf{m s})\) \\
\hline 0 & Cannot be used \\
1 & 0.1 \\
2 & 0.2 \\
3 & 0.4 \\
4 & 0.7 \\
5 & 1 \\
6 & 2 \\
7 & 4 \\
8 & 7 \\
9 & 10 \\
10 & 20 \\
11 & 40 \\
12 & 70 \\
13 & 100 \\
14 & 200 \\
15 & 400 \\
\hline
\end{tabular}

Table 7. SEQCOND and Sequence on Signal From in the SE \({ }^{1}\)
\begin{tabular}{l|l}
\hline SEQCOND<3:0> & Sequence On Signal From \\
\hline 0 & Never sequence; set SEQSENSE \(=0\) always to ensure no sequence \\
& (Bit 39). \\
1 & N/A. \\
2 & VP1. \\
3 & VP2. \\
4 & VP3. \\
5 & VH. \\
6 & N/A. \\
7 & VX1. \\
8 & VX2. \\
9 & VX3. \\
10 & VX4. \\
11 & WARNING. \\
12 & SMBus jump. Wait for the SMBus command before jumping to the \\
& next state. Set SEQSENSE \(=0\) to ensure proper operation. \\
\hline
\end{tabular}
\({ }^{1} \mathrm{~N} / \mathrm{A}\) means not applicable.
Table 8. Communicating with the SE
\begin{tabular}{|c|c|c|c|c|c|}
\hline Reg. & \begin{tabular}{l}
Reg. \\
Name
\end{tabular} & Bits & Mnemonic & R/W & Description \\
\hline \multirow[t]{4}{*}{0x93} & \multirow[t]{4}{*}{SECTRL} & 7:3 & N/A & & Cannot be used. \\
\hline & & 2 & SMBus jump & W & Allows software control of SE state changes. Can force an unconditional jump to the next state. The bit can be set as the condition for an end-of-step change. This enables the user to clear external interrupts by moving forward a state change. The bit self-clears to 0 after the state change has occurred. \\
\hline & & 1 & SWSTEP & R/W & Step the SE forward to the next state. Use in conjunction with the halt bit to step through a sequence. Can be used as a tool for debugging sequences. \\
\hline & & 0 & Halt & R/W & Halt the SE. State changes do not happen. Must be set to allow read, erase, or write access to the SE EEPROM. \\
\hline \multirow[t]{2}{*}{0xE9} & \multirow[t]{2}{*}{SEADDR} & 7:6 & N/A & & Cannot be used. \\
\hline & & 5:0 & ADDR & R & SE current state used in conjunction with the halt bit (Address 0x93[0]). \\
\hline
\end{tabular}

Table 9. Additional ADM1168/ADM1169 Sequence Engine Control Registers
\begin{tabular}{l|l|l|l|l|l}
\hline Reg. & Reg. Name & Bits & Mnemonic & R/W & Description \\
\hline 0xDA & UNLOCKSE & 7:0 & Unlock Key & W & \begin{tabular}{l} 
Writing 0x27 and then 0x10 to this register in consecutive writes unlocks the \\
SEDOWNLD register so that it can be written to. To reset the lock, write 0x00 into the \\
unlock key. Writing to SEDOWNLD does not reset the lock.
\end{tabular} \\
0xDB & SEDOWNLD & \begin{tabular}{l} 
7:1 \\
0
\end{tabular} & \begin{tabular}{l} 
N/A \\
Restart
\end{tabular} & W & \begin{tabular}{l} 
Cannot be used. \\
1 causes the sequence engine to restart from the reserved state.
\end{tabular} \\
\hline
\end{tabular}

\section*{CONFIGURING SEQUENCE ENGINE STATES TO WRITE INTO THE BLACK BOX EEPROM ON THE ADM1168/ADM1169}

The ADM1168/ADM1169 can use a section of EEPROM to store fault records when the sequence engine enters a user defined trigger state. These states are defined in EEPROM and downloaded to registers along with the other configuration data when the ADM1168/ADM1169 are being initialized. The register locations of the black box write triggers are shown in Table 10. These are loaded from the same locations in the 0 xF 8 xx EEPROM block. The BBWRTRGx registers are read/write and, therefore, can be modified by software if required after the download.

When one or more of the bits in the BBWRTRx registers are set to 1 , the black box is enabled, and fault records are written into EEPROM when the sequence engine enters a state that has its corresponding BBWRTRGx bit set to 1 .
When the black box is enabled, all access to the configuration, user, and black box EEPROM sections is inhibited unless the BBCTRL.HALT bit is written to 1 to stop the black box.

When an ADM1168/ADM1169 powers up, the black box automatically searches the black box section of EEPROM to find the first unused location for the next fault record to be written. After this section of EEPROM is erased, the black box may be instructed to perform this search again so that it uses the correct location for the next fault record write. The BBSEARCH.RESET bit is used to initiate this action.

Table 10. ADM1168/ADM1169 Bitmap for Definition of Black Box Write Triggers for Each SE State \({ }^{1}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Reg. & Reg. Name & Bits & Mnemonic & R/W & Description \\
\hline 0x94 & BBWRTRG1 & \[
\begin{aligned}
& \hline 7 \\
& 6 \\
& 5 \\
& 4 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
STATE7 \\
STATE6 \\
STATE5 \\
STATE4 \\
STATE3 \\
STATE2 \\
STATE1 \\
Reserved
\end{tabular} & R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W & \begin{tabular}{l}
State 7 write trigger. \\
State 6 write trigger. \\
State 5 write trigger. \\
State 4 write trigger. \\
State 3 write trigger. \\
State 2 write trigger. \\
State 1 write trigger. \\
Reserved state black box trigger; must always be set to 0 .
\end{tabular} \\
\hline 0x95 & BBWRTRG2 & \[
\begin{aligned}
& 7 \\
& 6 \\
& 5 \\
& 4 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
STATE15 \\
STATE14 \\
STATE13 \\
STATE12 \\
STATE11 \\
STATE10 \\
STATE9 \\
STATE8
\end{tabular} & \begin{tabular}{l}
R/W \\
R/W \\
R/W \\
R/W \\
R/W \\
R/W \\
R/W \\
R/W
\end{tabular} & State 15 write trigger. State 14 write trigger. State 13 write trigger. State 12 write trigger. State 11 write trigger. State 10 write trigger. State 9 write trigger. State 8 write trigger. \\
\hline 0x96 & BBWRTRG3 & \[
\begin{aligned}
& 7 \\
& 6 \\
& 5 \\
& 4 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
STATE23 \\
STATE22 \\
STATE21 \\
STATE20 \\
STATE19 \\
STATE18 \\
STATE17 \\
STATE16
\end{tabular} & R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W & State 23 write trigger. State 22 write trigger. State 21 write trigger. State 20 write trigger. State 19 write trigger. State 18 write trigger. State 17 write trigger. State 16 write trigger. \\
\hline 0x97 & BBWRTRG4 & \[
\begin{aligned}
& 7 \\
& 6 \\
& 5 \\
& 4 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
STATE31 \\
STATE30 \\
STATE29 \\
STATE28 \\
STATE27 \\
STATE26 \\
STATE25 \\
STATE24
\end{tabular} & \[
\begin{aligned}
& \text { R/W } \\
& \text { R/W } \\
& \text { R/W } \\
& \text { R/W } \\
& \text { R/W } \\
& \text { R/W } \\
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\] & State 31 write trigger. State 30 write trigger. State 29 write trigger. State 28 write trigger. State 27 write trigger. State 26 write trigger. State 25 write trigger. State 24 write trigger. \\
\hline 0x98 & BBWRTRG5 & \[
\begin{aligned}
& 7 \\
& 6 \\
& 5 \\
& 4 \\
& 3
\end{aligned}
\] & \begin{tabular}{l}
STATE39 \\
STATE38 \\
STATE37 \\
STATE36 \\
STATE35
\end{tabular} & \[
\begin{aligned}
& \hline \text { R/W } \\
& \text { R/W } \\
& \text { R/W } \\
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\] & State 39 write trigger. State 38 write trigger. State 37 write trigger. State 36 write trigger. State 35 write trigger. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Reg. & Reg. Name & Bits & Mnemonic & R/W & Description \\
\hline & & \[
\begin{aligned}
& 2 \\
& 1 \\
& 0 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
STATE34 \\
STATE33 \\
STATE32
\end{tabular} & \[
\begin{aligned}
& \hline \text { R/W } \\
& \text { R/W } \\
& \text { R/W } \\
& \hline
\end{aligned}
\] & State 34 write trigger. State 33 write trigger. State 32 write trigger. \\
\hline 0x99 & BBWRTRG6 & \[
\begin{aligned}
& \hline 7 \\
& 6 \\
& 5 \\
& 4 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
STATE47 \\
STATE46 \\
STATE45 \\
STATE44 \\
STATE43 \\
STATE42 \\
STATE41 \\
STATE40
\end{tabular} & R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W & State 47 write trigger. State 46 write trigger. State 45 write trigger. State 44 write trigger. State 43 write trigger. State 42 write trigger. State 41 write trigger. State 40 write trigger. \\
\hline 0x9A & BBWRTRG7 & \[
\begin{aligned}
& \hline 7 \\
& 6 \\
& 5 \\
& 4 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
STATE55 \\
STATE54 \\
STATE53 \\
STATE52 \\
STATE51 \\
STATE50 \\
STATE49 \\
STATE48
\end{tabular} & \begin{tabular}{l}
R/W \\
R/W \\
R/W \\
R/W \\
R/W \\
R/W \\
R/W \\
R/W
\end{tabular} & State 55 write trigger. State 54 write trigger. State 53 write trigger. State 52 write trigger. State 51 write trigger. State 50 write trigger. State 49 write trigger. State 48 write trigger. \\
\hline 0x9B & BBWRTRG8 & \[
\begin{aligned}
& \hline 7 \\
& 6 \\
& 5 \\
& 4 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
STATE63 \\
STATE62 \\
STATE61 \\
STATE60 \\
STATE59 \\
STATE58 \\
STATE57 \\
STATE56
\end{tabular} & R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W & State 63 write trigger. State 62 write trigger. State 61 write trigger. State 60 write trigger. State 59 write trigger. State 58 write trigger. State 57 write trigger. State 56 write trigger. \\
\hline
\end{tabular}
\({ }^{1}\) When the trigger bit for a given state is set to 1 , a fault record is written into the next free location in the black box section of EEPROM when the sequence engine enters that state. When the trigger bit is set to 0 , no fault record is written.

Table 11. ADM1168/ADM1169 Black Box Control Registers
\begin{tabular}{|c|c|c|c|c|c|}
\hline Reg. & Reg. Name & Bits & Mnemonic & R/W & Description \\
\hline \multirow[t]{2}{*}{0x9C} & \multirow[t]{2}{*}{BBCTRL} & \multirow[t]{2}{*}{\[
\begin{array}{|l|}
\hline 7: 1 \\
0 \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { N/A } \\
& \text { Halt }
\end{aligned}
\]} & \multirow[b]{2}{*}{R/W} & Cannot be used. \\
\hline & & & & & \begin{tabular}{l}
The black box function is enabled when one or more of the BBWRTRGx register bits are set to 1 . When the black box is enabled, it is no longer possible to read or write to the configuration, user, and black box sections of EEPROM. \\
Writing this bit to 1 disables the black box and enables read and write access to the configuration, user, and black box sections of EEPROM. \\
This bit cannot be set while a fault record is being written into the EEPROM; therefore, this bit should always be read after a write to ensure that the bit is set correctly.
\end{tabular} \\
\hline \multirow[t]{2}{*}{0XD9} & \multirow[t]{2}{*}{BBSEARCH} & 7:1 & N/A & & Cannot be used. \\
\hline & & 0 & Reset & R & When written to 1 , the black box searches from Address 0xF980 to find the first unused fault record. After erasing the section of EEPROM holding the black box fault records, and for the black box to start writing records from the first location, this bit should be written to 1 . \\
\hline
\end{tabular}

\section*{ADM1069/ADM1169 ADC}

The ADM1069/ADM1169 feature an on-chip 12-bit ADC. The ADC has a 8-channel analog mux on the front end. Any or all inputs can be selected to be read by the ADC. The ADC can then be set up to continuously read the selected channels. The circuit controlling this operation is called the round robin (RR). The user selects the channels to operate on, and the ADC performs a conversion on each in turn. Averaging can be turned on, setting the round robin to take 16 conversions on each channel; otherwise, a single conversion is made on each channel. At the end of this cycle, the results are written to the output registers. The ADM1069/ADM1169 also feature limit registers, one per ADC channel. These registers can be programmed to a threshold against which the ADC readings are compared. Because only one register is provided for each input
channel, a UV or OV threshold, but not both, can be set for a given channel.
Exceeding the threshold generates a warning that can be fed as an input to the SE. Therefore, an out-of-range ADC reading can be used to generate an interrupt on one of the PDOs. This is described in more detail in the Warnings section.

The round robin can be enabled via an SMBus write, or it can be programmed to turn on at a particular state in the SE program by enabling the RR bit. For example, it can be set to start after a power-up sequence is complete and all supplies are known to be within expected fault limits.
Table 12 through Table 16 show the details of the registers required to set up the ADC and its inputs.

\section*{ADC Readback Configuration Registers}

Table 12. Limit Registers-An ADC Reading Above or Below This Limit Generates a Warning
\begin{tabular}{l|l|l|l|l|l|l}
\hline Reg. No. & Input & Reg. Name & Bits & Bit Name & R/W & Description \\
\hline \(0 \times 71\) & VP1 & ADCVP1LIM & 7:0 & LIM7 to LIM0 & R/W & Limit register for ADC conversion on VP1 input. \\
\hline \(0 \times 72\) & VP2 & ADCVP2LIM & 7:0 & LIM7 to LIM0 & R/W & Limit register for ADC conversion on VP2 input. \\
\hline \(0 \times 73\) & VP3 & ADCVP3LIM & 7:0 & LIM7 to LIM0 & R/W & Limit register for ADC conversion on VP3 input. \\
\hline \(0 \times 74\) & VH & ADCVHLIM & 7:0 & LIM7 to LIM0 & R/W & Limit register for ADC conversion on VH input. \\
\hline \(0 \times 76\) & VX1 & ADCVX1LIM & 7:0 & LIM7 to LIM0 & R/W & Limit register for ADC conversion on VX1 input. \\
\hline \(0 \times 77\) & VX2 & ADCVX2LIM & 7:0 & LIM7 to LIM0 & R/W & Limit register for ADC conversion on VX2 input. \\
\hline \(0 \times 78\) & VX3 & ADCVX3LIM & 7:0 & LIM7 to LIM0 & R/W & Limit register for ADC conversion on VX3 input. \\
\hline \(0 \times 79\) & VX4 & ADCVX4LIM & 7:0 & LIM7 to LIM0 & R/W & Limit register for ADC conversion on VX4 input. \\
\hline
\end{tabular}

Table 13. Sense Registers-Determine When a Warning Is Generated
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Reg. No. & Input & Reg. Name & Bits & Bit Name & R/W & Description \\
\hline \multirow[t]{7}{*}{0x7D} & VX2 & \multirow[t]{7}{*}{LSENSE1} & 7 & SENS7 & R/W & Limit sense for VX2 \((0=\) ADC > ADCVX2LIM gives warning, that is, overvoltage, 1 = ADC < ADCVX2LIM gives a warning, that is, undervoltage). \\
\hline & VX1 & & 6 & SENS6 & R/W & Limit sense for VX1 \((0=\) ADC \(>\) ADCVX1LIM gives warning, that is, overvoltage, 1 = ADC < ADCVX1LIM gives a warning, that is, undervoltage). \\
\hline & & & 5 & & & Cannot be used. \\
\hline & VH & & 4 & SENS4 & R/W & \begin{tabular}{l}
Limit sense for VH \((0=\) ADC \(>\) ADCVHLIM gives warning, that is, overvoltage, \\
1 = ADC < ADCVHLIM gives a warning, that is, undervoltage).
\end{tabular} \\
\hline & VP3 & & 3 & SENS2 & R/W & Limit sense for VP3 \((0=\) ADC > ADCVP3LIM gives warning, that is, overvoltage, 1 = ADC < ADCVP3LIM gives a warning, that is, undervoltage). \\
\hline & VP2 & & 2 & SENS1 & R/W & Limit sense for VP2 \((0=\) ADC \(>\) ADCVP2LIM gives warning, that is, overvoltage, 1 = ADC < ADCVP2LIM gives a warning, that is, undervoltage). \\
\hline & VP1 & & 1
0 & SENSO & R/W & \begin{tabular}{l}
Limit sense for VP1 \((0=\) ADC \(>\) ADCVP1LIM gives warning, that is, overvoltage, 1 = ADC < ADCVP1LIM gives a warning, that is, undervoltage). \\
Cannot be used.
\end{tabular} \\
\hline \multirow[t]{3}{*}{0x7E} & & \multirow[t]{3}{*}{LSENSE2} & 7:2 & & & Cannot be used. \\
\hline & VX4 & & 1 & SENSO & R/W & Limit sense for VX4 \((0=\) ADC \(>\) ADCVX4LIM gives warning, that is, overvoltage, 1 = ADC < ADCVX4LIM gives a warning, that is, undervoltage). \\
\hline & VX3 & & 0 & SENSO & R/W & Limit sense for VX3 ( \(0=\) ADC > ADCVX3LIM gives warning, that is, overvoltage, 1 = ADC < ADCVX3LIM gives a warning, that is, undervoltage). \\
\hline
\end{tabular}

Table 14. Round-Robin Select Registers-Determine Which Inputs Are Actually Read by the ADC as It Cycles
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Reg. No. & Input & Reg. Name & Bits & Bit Name & R/W & Description \\
\hline \multirow[t]{8}{*}{0x80} & VX2 & \multirow[t]{8}{*}{RRSEL1} & 7 & VX2CHAN & R/W & \(0=>\) VX2 is included in RR. \(1=>\) VX2 is excluded from RR. \\
\hline & VX1 & & 6 & VX1CHAN & R/W & \(0=>\mathrm{VX} 1\) is included in RR. \(1=>\mathrm{VX} 1\) is excluded from RR. \\
\hline & & & 5 & & & Cannot be used. \\
\hline & VH & & 4 & VHCHAN & R/W & \(0=>\mathrm{VH}\) is included in RR. \(1=>\mathrm{VH}\) is excluded from RR. \\
\hline & VP3 & & 3 & VP3CHAN & R/W & \(0=>\) VP3 is included in RR. \(1=>\) VP3 is excluded from RR. \\
\hline & VP2 & & 2 & VP2CHAN & R/W & \(0=>\) VP2 is included in RR. \(1=>\) VP2 is excluded from RR. \\
\hline & VP1 & & 1 & VP1CHAN & R/W & \(0=>\) VP1 is included in RR. \(1=>\) VP1 is excluded from RR. \\
\hline & & & 0 & & & Cannot be used. \\
\hline \multirow[t]{3}{*}{0x81} & & \multirow[t]{3}{*}{RRSEL2} & 7:2 & & & Cannot be used. \\
\hline & VX4 & & 1 & VX4CHAN & R/W & \(0=>\) VX4 is included in RR. \(1=>V\) V4 is excluded from RR. \\
\hline & VX3 & & 0 & VX3CHAN & R/W & \(0=>V X 3\) is included in RR. \(1=>V X 3\) is excluded from RR. \\
\hline
\end{tabular}

Table 15. Round-Robin Control Register-Activates ADC Read; Determines Whether Averaging Is Used and Whether There Is a Continuous Read
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Reg. No. & Input & Reg. Name & Bits & Bit Name & R/W & Description \\
\hline \multirow[t]{6}{*}{0x82} & & RRCTRL & 7:5 & & & Cannot be used. \\
\hline & & & 4 & CLEARLIM & R/W & Write this bit high to clear limit warnings. This bit then self-clears. \\
\hline & & & 3 & STOPWRITE & R/W & This bit inhibits the RR from writing the results to the output registers. This must be set if the user is going to read back the two output registers for any channel using two byte reads. If the user does it using a block read, then it does not need to be set because the RR is inhibited from writing to the output registers when the SMBus interface is busy. \\
\hline & & & 2 & AVERAGE & R/W & Turn on 16 times averaging. \\
\hline & & & 1 & ENABLE & R/W & Turn on the RR for continuous operation. \\
\hline & & & 0 & GO & R/W & Start the RR. \\
\hline
\end{tabular}

Table 16. ADC Value Registers
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Reg. No. & Input & Reg. Name & Bits & Bit Name & R/W & Description \\
\hline 0xA2 & VP1 & ADCHVP1 & \[
\begin{aligned}
& \hline 7: 4 \\
& 3: 0 \\
& 7: 0 \\
& \hline
\end{aligned}
\] & OUT3 to OUT0 OUT7 to OUT0 & \[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\] & \begin{tabular}{l}
Not used if 0x82:2 (average) \(=0\). \\
4 MSBs of 12-bit result of ADC conversions on VP1 when 0x82:2 (average) \(=0\). \\
8 MSBs of 16 -bit result of ADC conversions on VP1 when 0x82:2 (average) \(=1\).
\end{tabular} \\
\hline 0xA3 & & ADCLVP1 & 7:0 & OUT7 to OUT0 & R/W & 8 LSBs of 12- or 16-bit result of the ADC conversions on VP1 input. \\
\hline 0xA4 & VP2 & ADCHVP2 & \[
\begin{aligned}
& \hline 7: 4 \\
& 3: 0 \\
& 7: 0 \\
& \hline
\end{aligned}
\] & OUT3 to OUT0 OUT7 to OUT0 & \[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\] & \begin{tabular}{l}
Not used if 0x82:2 (average) \(=0\). \\
4 MSBs of 12-bit result of ADC conversions on VP2 when 0x82:2 (average) \(=0\). \\
8 MSBs of 16 -bit result of ADC conversions on VP2 when 0x82:2 (average) \(=1\).
\end{tabular} \\
\hline 0xA5 & & ADCLVP2 & 7:0 & OUT7 to OUT0 & R/W & 8 LSBs of 12- or 16-bit result of the ADC conversions on VP2 input. \\
\hline 0xA6 & VP3 & ADCHVP3 & \[
\begin{aligned}
& 7: 4 \\
& 3: 0 \\
& 7: 0
\end{aligned}
\] & OUT3 to OUT0 OUT7 to OUT0 & \[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\] & \begin{tabular}{l}
Not used if 0x82:2 (average) \(=0\). \\
4 MSBs of 12-bit result of ADC conversions on VP3 when 0x82:2 (average) \(=0\). \\
8 MSBs of 16-bit result of ADC conversions on VP3 when 0x82:2 (average) \(=1\).
\end{tabular} \\
\hline 0xA7 & & ADCLVP3 & 7:0 & OUT7 to OUT0 & R/W & 8 LSBs of 12- or 16-bit result of the ADC conversions on VP3 input. \\
\hline 0xA8 & VH & ADCHVH & \[
\begin{aligned}
& \hline 7: 4 \\
& 3: 0 \\
& 7: 0 \\
& \hline
\end{aligned}
\] & OUT3 to OUT0 OUT7 to OUT0 & \[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\] & \begin{tabular}{l}
Not used if 0x82:2 (average) \(=0\). \\
4 MSBs of 12-bit result of ADC conversions on VH when \(0 \times 82: 2\) (average) \(=0\). \\
8 MSBs of 16 -bit result of ADC conversions on VH when 0x82:2 (average) \(=1\).
\end{tabular} \\
\hline 0xA9 & & ADCLVH & 7:0 & OUT7 to OUT0 & R/W & 8 LSBs of 12- or 16-bit result of the ADC conversions on VH input. \\
\hline 0xAC & VX1 & ADCHVX1 & \[
\begin{aligned}
& \hline 7: 4 \\
& 3: 0 \\
& 7: 0 \\
& \hline
\end{aligned}
\] & OUT3 to OUT0 OUT7 to OUT0 & \[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\] & \begin{tabular}{l}
Not used if 0x82:2 (average) \(=0\). \\
4 MSBs of 12-bit result of ADC conversions on VX1 when 0x82:2 (average) \(=0\). \\
8 MSBs of 16 -bit result of ADC conversions on VX1 when \(0 \times 82: 2\) (average) \(=1\).
\end{tabular} \\
\hline 0xAD & & ADCLVX1 & 7:0 & OUT7 to OUT0 & R/W & 8 LSBs of 12- or 16-bit result of the ADC conversions on VX1 input. \\
\hline 0xAE & VX2 & ADCHVX2 & \[
\begin{aligned}
& 7: 4 \\
& 3: 0 \\
& 7: 0
\end{aligned}
\] & OUT3 to OUT0 OUT7 to OUT0 & \[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\] & \begin{tabular}{l}
Not used if 0x82:2 (average) \(=0\). \\
4 MSBs of 12-bit result of ADC conversions on VX2 when 0x82:2 (average) \(=0\). \\
8 MSBs of 16 -bit result of ADC conversions on VX2 when 0x82:2 (average) \(=1\).
\end{tabular} \\
\hline 0xAF & & ADCLVX2 & 7:0 & OUT7 to OUT0 & R/W & 8 LSBs of 12- or 16-bit result of the ADC conversions on VX2 input. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Reg. No. & Input & Reg. Name & Bits & Bit Name & R/W & Description \\
\hline 0xB0 & VX3 & ADCHVX3 & \[
\begin{aligned}
& \hline 7: 4 \\
& 3: 0 \\
& 7: 0
\end{aligned}
\] & OUT3 to OUT0 OUT7 to OUT0 & \[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\] & \begin{tabular}{l}
Not used if 0x82:2 (average) \(=0\). \\
4 MSBs of 12-bit result of ADC conversions on VX3 when 0x82:2 (average) \(=0\). \\
8 MSBs of 16-bit result of ADC conversions on VX3 when 0x82:2 (average) \(=1\).
\end{tabular} \\
\hline 0xB1 & & ADCLVX3 & 7:0 & OUT7 to OUT0 & R/W & 8 LSBs of 12- or 16-bit result of the ADC conversions on VX3 input. \\
\hline 0xB2 & VX4 & ADCHVX4 & \[
\begin{aligned}
& \hline 7: 4 \\
& 3: 0 \\
& 7: 0
\end{aligned}
\] & OUT3 to OUT0 OUT7 to OUT0 & \[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\] & \begin{tabular}{l}
Not used if 0x82:2 (average) \(=0\). \\
4 MSBs of 12-bit result of ADC conversions on VX4 when 0x82:2 (average) \(=0\). \\
8 MSBs of 16-bit result of ADC conversions on VX4 when 0x82:2 (average) \(=1\).
\end{tabular} \\
\hline 0xB3 & & ADCLVX4 & 7:0 & OUT7 to OUT0 & R/W & 8 LSBs of 12- or 16-bit result of the ADC conversions on VX4 input. \\
\hline
\end{tabular}

\section*{ADM1069/ADM1169 DACS}

The ADM1069/ADM1169 feature four voltage output DACs. These DACs are primarily used to adjust the output voltage of a dc-to-dc converter by altering the current at its feedback node. With the on-board ADC, these DACs provide the tools for a closed-loop margining system. For more information on margining, see the relevant device data sheet.
Four DAC ranges are offered, and these are placed with midcode (Code 0 x 7 F ) at \(0.6 \mathrm{~V}, 0.8 \mathrm{~V}, 1.0 \mathrm{~V}\), and 1.25 V with an output swing of \(\pm 300 \mathrm{mV}\) about these midcode voltages. These voltages are set to correspond to the most common LDO/dc-todc converter feedback voltages. The DACs have 8 -bit resolution, but with the confined output range of 600 mV , this results ina voltage resolution of \(600 \mathrm{mv} / 256=2.34 \mathrm{mV}\). Centering the DAC outputs on the four midcodes then provides the best use of the DAC resolution.
For most supplies, it is possible to select the DAC midcode voltage such that it is the same as the trim/feedback voltage of a converter so that dc-to-dc output is not modified. This allows the top half of the DAC range ( 300 mV ) to margin up and the bottom half of the DAC range to margin down. The DAC output voltage is set by the code written to the DACx register. The voltage is linear with the unsigned binary number in this
register.Code 0 x 7 F is placed at the midcode voltage. The output voltage is given by
\[
\text { DACoutput }=(D A C x-0 \mathrm{x} 7 \mathrm{~F}) / 255 \times 0.6015+V_{\text {OFF }}
\]
where \(V_{\text {OFF }}\) is one of the four offset voltages.
Limit registers (called DPLIMx and DNLIMx) on the device offer the user some protection from firmware bugs that can cause catastrophic board problems by forcing supplies beyond their allowable output ranges. Essentially, the DAC code written into the DACx register is clipped so that the code used to set the DAC voltage is actually given by
\[
\begin{aligned}
& \text { DACCode } \\
& =\text { DACx, DNLIM } x \leq \text { DACx } \leq \text { DPLIMx } \\
& =\text { DNLIMx, DACx }<\text { DPLIMx } \\
& =\text { DPLIMx }, \text { DACx }>\text { DPLIMx }
\end{aligned}
\]

The DAC output buffer is three-stated if DNLIMx > DPLIMx. The user can make it very difficult for the DAC output buffers to be turned on in normal system operation by programming the limit registers in this way (these are among the registers downloaded from EEPROM at startup).

Table 17 shows the detail of the registers required to set up the DACs.

Table 17. DAC Configuration Registers
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Output & Reg. & Reg. Name & Bits & Mnemonic & R/W & \multicolumn{3}{|l|}{Description} \\
\hline \multirow[t]{6}{*}{DAC1} & \multirow[t]{3}{*}{0x52} & \multirow[t]{3}{*}{DACCTRL1} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \hline 7: 3 \\
& 2 \\
& 1: 0
\end{aligned}
\]} & \multirow[t]{3}{*}{\begin{tabular}{l}
N/A \\
ENDAC \\
OFFSEL1 to OFFSELO
\end{tabular}} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\]} & \multicolumn{3}{|l|}{\begin{tabular}{l}
Cannot be used. \\
Enables DAC1. \\
Selects the center voltage (midcode) output of DAC1.
\end{tabular}} \\
\hline & & & & & & OFFSEL1 & OFFSELO & (Midcode) Output Voltage \\
\hline & & & & & & \[
\begin{aligned}
& 0 \\
& 0 \\
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 1 \\
& 0 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1.25 \mathrm{~V} \\
& 1.0 \mathrm{~V} \\
& 0.8 \mathrm{~V} \\
& 0.6 \mathrm{~V}
\end{aligned}
\] \\
\hline & \multirow[t]{2}{*}{\[
\begin{aligned}
& 0 \times 5 \mathrm{~A} \\
& 0 \times 62
\end{aligned}
\]} & \multirow[t]{2}{*}{DAC1 DPLIM1} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { 7:0 } \\
& \text { 7:0 }
\end{aligned}
\]} & \multirow[t]{2}{*}{DAC7 to DAC0 LIM7 to LIM0} & \multirow[t]{3}{*}{\begin{tabular}{l}
R/W \\
R/W \\
R/W
\end{tabular}} & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{\begin{tabular}{l}
8 -bit DAC code ( \(0 \times 7 \mathrm{~F}\) is midcode). \\
8 -bit DAC positive limit code. If DAC1 is set to a higher code, the DAC output limits to the contents of this register. \\
8 -bit DAC negative limit code. If DAC1 is set to a lower code, the DAC output limits to the contents of this register. Note that, if DNLIM1 is set to be greater than DPLIM1, the DAC output is always disabled (this is a safety feature).
\end{tabular}}} \\
\hline & & & & & & & & \\
\hline & 0x6A & DNLIM1 & 7:0 & LIM7 to LIM0 & & & & \\
\hline \multirow[t]{6}{*}{DAC2} & \multirow[t]{3}{*}{0x53} & \multirow[t]{3}{*}{DACCTRL2} & \multirow[t]{3}{*}{\[
\begin{array}{|l|}
\hline 7: 3 \\
2 \\
1: 0 \\
\hline
\end{array}
\]} & \multirow[t]{3}{*}{\begin{tabular}{l}
N/A \\
ENDAC \\
OFFSEL1 to OFFSELO
\end{tabular}} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\]} & \multicolumn{3}{|l|}{\begin{tabular}{l}
Cannot be used. \\
Enables DAC2. \\
Selects the center voltage (midcode) output of DAC2.
\end{tabular}} \\
\hline & & & & & & OFFSEL1 & OFFSELO & (Midcode) Output Voltage \\
\hline & & & & & & 0
0
1
1 & \[
\begin{aligned}
& \hline 0 \\
& 1 \\
& 0 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& \hline 1.25 \mathrm{~V} \\
& 1.0 \mathrm{~V} \\
& 0.8 \mathrm{~V} \\
& 0.6 \mathrm{~V}
\end{aligned}
\] \\
\hline & \multirow[t]{3}{*}{\[
\begin{aligned}
& 0 \times 5 B \\
& 0 \times 63 \\
& \\
& 0 \times 6 B
\end{aligned}
\]} & \multirow[t]{3}{*}{\begin{tabular}{l}
DAC2 \\
DPLIM2 \\
DNLIM2
\end{tabular}} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { 7:0 } \\
& \text { 7:0 } \\
& 7: 0
\end{aligned}
\]} & \multirow[t]{3}{*}{DAC7 to DAC0 LIM7 to LIM0 LIM7 to LIM0} & \multirow[t]{3}{*}{\begin{tabular}{l}
R/W \\
R/W \\
R/W
\end{tabular}} & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{\begin{tabular}{l}
8 -bit DAC code ( \(0 \times 7 \mathrm{~F}\) is midcode). \\
8 -bit DAC positive limit code. If DAC2 is set to a higher code, the DAC output limits to the contents of this register. \\
8 -bit DAC negative limit code. If DAC2 is set to a lower code, the DAC output limits to the contents of this register. Note that, if DNLIM2 is set to be greater than DPLIM2, the DAC output is always disabled (this is a safety feature).
\end{tabular}}} \\
\hline & & & & & & & & \\
\hline & & & & & & & & \\
\hline \multirow[t]{6}{*}{DAC3} & \multirow[t]{3}{*}{0x54} & \multirow[t]{3}{*}{DACCTRL3} & \multirow[t]{3}{*}{\[
\begin{aligned}
& 7: 3 \\
& 2 \\
& 1: 0
\end{aligned}
\]} & \multirow[t]{3}{*}{\begin{tabular}{l}
N/A \\
ENDAC \\
OFFSEL1 to OFFSELO
\end{tabular}} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\]} & \multicolumn{3}{|l|}{\begin{tabular}{l}
Cannot be used. \\
Enables DAC3. \\
Selects the center voltage (midcode) output of DAC3.
\end{tabular}} \\
\hline & & & & & & OFFSEL1 & OFFSELO & (Midcode) Output Voltage \\
\hline & & & & & & 0
0
1
1 & 0
1
0
1 & \[
\begin{aligned}
& 1.25 \mathrm{~V} \\
& 1.0 \mathrm{~V} \\
& 0.8 \mathrm{~V} \\
& 0.6 \mathrm{~V}
\end{aligned}
\] \\
\hline & 0x5C & DAC3 & 7:0 & DAC7 to DAC0 & R/W & 8-bit DAC & de (0x7F is & dcode). \\
\hline & 0x64 & DPLIM3 & 7:0 & LIM7 to LIM0 & R/W & 8-bit DAC this, the D & sitive limit output lim & e. If DAC3 is set to a code higher than to the contents of this register. \\
\hline & 0x6C & DNLIM3 & 7:0 & LIM7 to LIM0 & R/W & 8-bit DAC this, the D that, if DN always di & gative limit output lim M 3 is set to led (this is a & de. If DAC3 is set to a code lower than to the contents of this register. Note greater than DPLIM3, the DAC output is fety feature). \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Output & Reg. & Reg. Name & Bits & Mnemonic & R/W & \multicolumn{3}{|l|}{Description} \\
\hline \multirow[t]{6}{*}{DAC4} & \multirow[t]{3}{*}{0x55} & \multirow[t]{3}{*}{DACCTRL4} & \multirow[t]{3}{*}{\[
\begin{aligned}
& 7: 3 \\
& 2 \\
& 1: 0
\end{aligned}
\]} & \multirow[t]{3}{*}{\begin{tabular}{l}
N/A \\
ENDAC \\
OFFSEL1 to OFFSELO
\end{tabular}} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { R/W } \\
& \text { R/W }
\end{aligned}
\]} & \multicolumn{3}{|l|}{\begin{tabular}{l}
Cannot be used. \\
Enables DAC4. \\
Selects the center voltage (midcode) output of DAC4.
\end{tabular}} \\
\hline & & & & & & OFFSEL1 & OFFSELO & (Midcode) Output Voltage \\
\hline & & & & & & \[
\begin{aligned}
& 0 \\
& 0 \\
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 1 \\
& 0 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1.25 \mathrm{~V} \\
& 1.0 \mathrm{~V} \\
& 0.8 \mathrm{~V} \\
& 0.6 \mathrm{~V}
\end{aligned}
\] \\
\hline & 0x5D & DAC4 & 7:0 & DAC7 to DAC0 & R/W & 8-bit DAC & de ( \(0 \times 7 \mathrm{~F}\) is & dcode). \\
\hline & 0x65 & DPLIM4 & 7:0 & LIM7 to LIM0 & R/W & 8-bit DAC p DAC output & sitive limit imits to the & de. If DAC4 is set to a higher code, the ntents of this register. \\
\hline & 0x6D & DNLIM4 & 7:0 & LIM7 to LIM0 & R/W & 8-bit DAC n DAC output DNLIM4 is \(s\) disabled (th & gative limit imits to the \(t\) to be grea is a safety & de. If DAC4 is set to a lower code, the ntents of this register. Note that, if than DPLIM4, the DAC output is always ture). \\
\hline
\end{tabular}

\section*{WARNINGS, FAULTS, AND STATUS}

\section*{WARNINGS}

The ADM1068/ADM1069/ADM1168/ADM1169 feature a lower level of fault detection that can be used in conjunction with the fault detection provided on the inputs. These lower level fault reports are provided by the ADC limit registers and by the secondary SFDs on the VP1 to VP3 and VH inputs. (The secondary SFDs are available on these pins when VX1 to VX4 are used as digital inputs; see the Inputs section.)
WARNING is provided as a single input to the SE. It consists of a wide OR of the ADC limit registers and the secondary SFD outputs. Selecting WARNING as an input to the SE is shown in the Sequencing Engine section.

\section*{FAULT/STATUS REPORTING}

If a fault occurs on one of the inputs being monitored by the ADM1068/ADM1069/ADM1168/ADM1169 (that is, a supply on one of the \(\mathrm{VXx} / \mathrm{VPx} / \mathrm{VH}\) pins moves outside its threshold window or a logic level is deasserted, it is possible to identify on which input the fault occurred. This is done by reading back the fault plane over the SMBus.
The fault plane is simply two registers, FSTAT1 and FSTAT2, where each bit represents a function, for example, a VPx pin or VXx pin. By reading the contents of these registers and
determining which bits are set to 1 , the user can identify the inputs on which faults have occurred. A 1 is defined as a fault. The exception to this is when a VXx pin is used as a digital input. In this case, 1 is the true logic value of the input on the pin.
The fault data is reported to the fault plane only if explicitly enabled. This is done by setting the enable fault register write bit high in each individual state. To do this, set Bit 63 in the relevant state configuration to 1 . If this bit is not set, a fault that occurs in this state does not appear in the fault plane.
To latch the data in the fault plane, the enable fault register write bit must be set to 0 in the next state that is entered. Only by setting this bit to 0 can the data be locked in the register. If a fault occurs on an input channel and then recovers while the enable fault register write bit is set to 1 , the relevant bit in the fault register toggles from 0 to 1 and back to 0 .
The ADM1068/ADM1169 also feature a number of status registers that can be read at any time to determine the status of the inputs. The contents of these registers can change at any time; that is, the data is not latched in these registers as is the case with FSTAT1 and FSTAT2. Table 18 shows the details of the fault and status registers.

Table 18. Fault and Status Registers
\begin{tabular}{|c|c|c|c|c|c|}
\hline Reg. & Reg. Name & Bits & Mnemonic & R/W & Description \\
\hline 0xE0 & FSTAT1 & \[
\begin{aligned}
& 7 \\
& 6 \\
& 6 \\
& 5 \\
& 4 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& \text { FLT_VX2 } \\
& \text { FLT_VX1 } \\
& \text { FLT_VH } \\
& \text { FLT_VP3 } \\
& \text { FLT_VP2 } \\
& \text { FLT_VP1 } \\
& \text { N/A }
\end{aligned}
\] & \begin{tabular}{l}
R \\
R \\
R
\end{tabular} & \begin{tabular}{l}
Fault output from SFD on the VX2 pin if selected as an analog input or logic asserted on VX21 pin if selected as a digital input. \\
Fault output from SFD on the VX1 pin if selected as an analog input or logic asserted on VX1 pin if selected as a digital input. \\
Cannot be used. \\
Fault output from the VH SFD. \\
Fault output from the VP3 SFD. \\
Fault output from the VP2 SFD. \\
Fault output from the VP1 SFD. \\
Cannot be used.
\end{tabular} \\
\hline 0xE1 & FSTAT2 & \[
\begin{aligned}
& 7: 2 \\
& 1 \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& \text { N/A } \\
& \text { FLT_VX4 } \\
& \text { FLT_VX3 }
\end{aligned}
\] & R
R & \begin{tabular}{l}
Cannot be used. \\
Fault output from SFD on the VX4 pin if selected as an analog input or logic asserted on VX4 pin if selected as a digital input. \\
Fault output from SFD on the VX3 pin if selected as an analog input or logic asserted on VX3 pin if selected as a digital input.
\end{tabular} \\
\hline 0xE2 & OVSTAT1 & \[
\begin{aligned}
& \hline 7 \\
& 6 \\
& 5 \\
& 4 \\
& 2 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & OV_VX2
OV_VX1
N/A
OV_VH
OV_VP3
OV_VP2
OV_VP1
N/A & \[
\begin{gathered}
\hline \mathrm{R} \\
\mathrm{R} \\
\mathrm{R} \\
\mathrm{R} \\
\mathrm{R} \\
\mathrm{R}
\end{gathered}
\] & \begin{tabular}{l}
OV threshold exceeded on VX2 (SFD) or VP2 (warning). OV threshold exceeded on VX1 (SFD) or VP1 (warning). Cannot be used. \\
OV threshold exceeded on the VH SFD. \\
OV threshold exceeded on the VP3 SFD. \\
OV threshold exceeded on the VP2 SFD. \\
OV threshold exceeded on the VP1 SFD. \\
Cannot be used.
\end{tabular} \\
\hline 0xE3 & OVSTAT2 & \[
\begin{aligned}
& \hline 7: 2 \\
& 1 \\
& 0
\end{aligned}
\] & N/A OV_VX4 OV_VX3 & \[
\begin{aligned}
& \mathrm{R} \\
& \mathrm{R}
\end{aligned}
\] & \begin{tabular}{l}
Cannot be used. \\
OV threshold exceeded on VX4 (SFD) or VP4 (warning). \\
OV threshold exceeded on VX3 (SFD) or VP3 (warning).
\end{tabular} \\
\hline 0xE4 & UVSTAT1 & \[
\begin{aligned}
& \hline 7 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { UV_VX2 } \\
& \text { UV_VX1 }
\end{aligned}
\] & \[
\begin{aligned}
& \hline R \\
& R
\end{aligned}
\] & UV threshold exceeded on VX2 (SFD) or VP2 (warning). UV threshold exceeded on VX1 (SFD) or VP1 (warning). \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Reg. & Reg. Name & Bits & Mnemonic & R/W & Description \\
\hline & & \[
\begin{aligned}
& 5 \\
& 4 \\
& 3 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & UV_VH UV_VP3 UV_VP2 UV_VP1 N/A & \[
\begin{aligned}
& R \\
& R \\
& R \\
& R
\end{aligned}
\] & \begin{tabular}{l}
Cannot be used. \\
UV threshold exceeded on the VH SFD. UV threshold exceeded on the VP3 SFD. UV threshold exceeded on the VP2 SFD. UV threshold exceeded on the VP1 SFD. Cannot be used.
\end{tabular} \\
\hline 0xE5 & UVSTAT2 & \[
\begin{aligned}
& 7: 2 \\
& 1 \\
& 0
\end{aligned}
\] & N/A UV_VX4 UV_VX3 & \[
\begin{aligned}
& \mathrm{R} \\
& \mathrm{R}
\end{aligned}
\] & \begin{tabular}{l}
Cannot be used. \\
UV threshold exceeded on VX4 (SFD) or VP4 (warning). UV threshold exceeded on VX3 (SFD) or VP3 (warning).
\end{tabular} \\
\hline 0xE6 & LIMSTAT1 & \[
\begin{aligned}
& \hline 7 \\
& 6 \\
& 5 \\
& 4 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
LIM_VX2 \\
LIM_VX1 \\
N/A \\
LIM_VH \\
LIM_VP3 \\
LIM_VP2 \\
LIM_VP1 \\
N/A
\end{tabular} & \begin{tabular}{l}
R \\
R \\
R \\
R \\
R \\
R
\end{tabular} & \begin{tabular}{l}
1 = ADC limit set in ADCVX2LIM exceeded on VX2. \\
1 = ADC limit set in ADCVX2LIM exceeded on VX2. \\
Cannot be used. \\
1 = ADC limit set in ADCVX2LIM exceeded on VH. \\
1 = ADC limit set in ADCVX2LIM exceeded on VP3. \\
1 = ADC limit set in ADCVX2LIM exceeded on VP2. \\
1 = ADC limit set in ADCVX2LIM exceeded on VP1 \\
Cannot be used.
\end{tabular} \\
\hline 0xE7 & LIMSTAT2 & \[
\begin{aligned}
& 7: 2 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
N/A \\
LIM_VX4 \\
LIM_VX3
\end{tabular} & \[
\begin{aligned}
& \mathrm{R} \\
& \mathrm{R}
\end{aligned}
\] & \[
\begin{aligned}
& \text { Cannot be used. } \\
& 1=\text { ADC limit set in ADCVX2LIM exceeded on VX4. } \\
& 1 \text { = ADC limit set in ADCVX2LIM exceeded on VX3. }
\end{aligned}
\] \\
\hline 0xE8 & GPISTAT & \[
\begin{aligned}
& \hline 7: 5 \\
& 4 \\
& 3 \\
& 2 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
VX4_STAT \\
VX3_STAT \\
VX2_STAT \\
VX1_STAT \\
N/A
\end{tabular} & \[
\begin{aligned}
& R \\
& R \\
& R \\
& R
\end{aligned}
\] & \begin{tabular}{l}
Cannot be used. \\
VX4 GPI input status (after signal conditioning). VX3 GPI input status (after signal conditioning). VX2 GPI input status (after signal conditioning). VX1 GPI input status (after signal conditioning). Cannot be used.
\end{tabular} \\
\hline
\end{tabular}

\section*{BLACK BOX STATUS REGISTERS AND FAULT RECORDS ON THE ADM1168/ADM1169}

Each time the ADM1168/ADM1169 sequence engine changes state, the contents of UVSTATx, OVSTATx, LIMSTATx, and GPISTATx, along with some other pieces of information relating to the sequence engine state and the cause of the last state transition, are latched into seven black box status registers.

These registers provide a snapshot of the state of the inputs being monitored by the ADM1168/ADM1169, what the last state was, and what caused the last state change.

After the sequence engine changes state, if the new state it enters has its corresponding BBWRTRGx.STATEy bit set, the seven black box status registers are written sequentially into the next available location in the black box EEPROM section.

After the seven bytes are written, an eighth checksum byte is written to provide a method to check data integrity. This can be important if only a partial record is written because all the supplies powering the part have failed.
The order of the bytes in a fault record stored in EEPROM is as follows:
- PREVSTEXT
- PREVSEQST
- BBSTAT1
- BBSTAT2
- BBSTAT3
- BBSTAT4
- BBSTAT5
- CHECKSUM

The bytes are stored from lowest EEPROM address to highest; therefor, for the first fault record location in the black box EEPROM, PREVSTEXT would be stored at 0xF980 and CHECKSUM at 0xF987.

\section*{USE OF THE REVID REGISTER}

The ADM1068 and ADM1168 and also the ADM1069 and ADM1169 each have the same \(\mathrm{I}^{2} \mathrm{C}\) addresses range. They all return the value of \(0 \times 41\) when the MANID register is read. REVID is a read-only register that can be used to determine whether a device at a given address is an ADM1068/ADM1168 or an ADM1069/ADM1169. This is detailed in Table 20.

Table 19. ADM1168/ADM1169 Black Box Fault and Status Registers

\begin{tabular}{l|l|l|l|l|l}
\hline Reg. & Reg. Name & Bits & Mnemonic & R/W & Description \\
\hline 0x F0 & BBSTAT5 & \(7: 3\) & N/A & & Cannot be used. \\
& & 2 & VX4 CH & R & VX4 limit status - used with LSENSE2. \\
& & 1 & VX3 CH & R & VX3 limit status - used with LSENSE1. \\
& & 0 & VX2 CH & R & VX2 limit status - used with LSENSE1.
\end{tabular}

Table 20. Decoding the REVID Register.
\begin{tabular}{l|l|l|l|l|l}
\hline Reg. & Reg. Name & Bits & Mnemonic & R/W & Description \\
\hline 0xF5 & REVID & \(7: 4\) & Family & R & \begin{tabular}{l} 
When the value 0x0 is read, the device is an ADM1068/ADM1069. \\
When the value 0x1 is read, the device is an ADM1168/ADM1169.
\end{tabular} \\
& & \(3: 0\) & HWVER & R & \begin{tabular}{l} 
This value is the hardware revision number.
\end{tabular} \\
\hline
\end{tabular}

Table 21. Register Map Quick Reference \({ }^{1}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Base \\
(Hex)
\end{tabular} & Function & 0/8 & 1/9 & 2/A & 3/B & 4/C & 5/D & 6/E & 7/F & Output \\
\hline 00 & x & X & X & X & X & X & X & X & PDO1CFG & PDO1 \\
\hline 08 & VP1 & PS1OVTH & \[
\begin{aligned}
& \text { PS1OVHYS } \\
& \text { T }
\end{aligned}
\] & PS1UVTH & PS1UVHYST & SFDV1CFG & SFDV1SEL & X & PDO2CFG & PDO2 \\
\hline 10 & VP2 & PS2OVTH & \[
\begin{aligned}
& \text { PS2OVHYS } \\
& \text { T }
\end{aligned}
\] & PS2UVTH & PS2UVHYST & SFDV2CFG & SFDV2SEL & x & PDO3CFG & PDO3 \\
\hline 18 & VP3 & PS3OVTH & PS3OVHYST & PS3UVTH & PS3UVHYST & SFDV3CFG & SFDV3SEL & X & PDO4CFG & PDO4 \\
\hline 20 & VH & PSVHOVTH & \begin{tabular}{l}
PSVHOVHY \\
ST
\end{tabular} & PSVHUVTH & PSVHUVHYST & SFDVHCFG & SFDVHSEL & X & PD05CFG & PDO5 \\
\hline 28 & x & x & x & x & x & x & x & x & PDO6CFG & PDO6 \\
\hline 30 & VX1 & X1OVTH & X1OVHYST & X1UVTH & X1UVHYST & SFDX1CFG & SFDX1SEL & XGPI1CFG & PD07CFG & PDO7 \\
\hline 38 & VX2 & X2OVTH & X2OVHYST & X2UVTH & X2UVHYST & SFDX2CFG & SFDX2SEL & XGPI2CFG & PD08CFG & PDO8 \\
\hline 40 & VX3 & X3OVTH & X3OVHYST & X3UVTH & X3UVHYST & SFDX3CFG & SFDX3SEL & XGPI3CFG & x & \\
\hline 48 & VX4 & X4OVTH & X4OVHYST & X4UVTH & X4UVHYST & SFDX4CFG & SFDX4SEL & XGPI4CFG & x & \\
\hline 50 & \begin{tabular}{l}
DAC \\
Control
\end{tabular} & x & x & DACCTRL1 & DACCTRL2 & DACCTRL3 & DACCTRL4 & X & x & \\
\hline 58 & DAC Code & x & X & DAC1 & DAC2 & DAC3 & DAC4 & X & x & \\
\hline 60 & DAC upper limit & X & X & DPLIM1 & DPLIM2 & DPLIM3 & DPLIM4 & X & X & \\
\hline 68 & DAC lower limit & x & x & DNLIM1 & DNLIM2 & DNLIM3 & DNLIM4 & X & X & \\
\hline 70 & ADCLIM & & ADCVP1LIM & ADCVP2LIM & ADCVP3LIM & ADCVHLIM & X & ADCVX1LIM & ADCVX2LIM & \\
\hline 78 & ADCLIM & ADCVX3LIM & ADCVX4LIM & x & X & x & LSENSE1 & LSENSE2 & x & \\
\hline 80 & ADC setup & RRSEL1 & RRSEL2 & RRCTRL & x & X & X & x & x & \\
\hline 88 & x & x & x & x & x & x & x & x & X & \\
\hline 90 & Miscellaneous & UPDCFG & PDEN1 & PDEN2 & SECTRL & BBWRTRG1 \({ }^{2}\) & BBWRTRG2 \({ }^{2}\) & BBWRTRG3 \({ }^{2}\) & BBWRTRG4 \({ }^{2}\) & \\
\hline 98 & Miscellan-eous & BBWRTRG5 \({ }^{2}\) & BBWRTRG6 \({ }^{2}\) & BBWRTRG7 \({ }^{2}\) & BBWRTRG8 \({ }^{2}\) & BBCTRL \({ }^{2}\) & X & x & X & \\
\hline A0 & ADC readback & x & X & ADCHVP1 & ADCLVP1 & ADCHVP2 & ADCLVP2 & ADCHVP3 & ADCLVP3 & \\
\hline A8 & ADC readback & ADCHVH & ADCLVH & x & X & ADCHVX1 & ADCLVX1 & ADCHVX2 & ADCLVX2 & \\
\hline B0 & ADC readback & ADCHVX3 & ADCLVX3 & ADCHVX4 & ADCLVX4 & X & X & X & X & \\
\hline B8 & & x & x & x & x & x & X & x & x & \\
\hline C0 & & X & X & X & x & x & X & x & X & \\
\hline C8 & & X & X & X & x & x & X & X & x & \\
\hline D0 & & X & & & X & X & X & x & X & \\
\hline D8 & Miscellaneous & UDOWNLD & BBSEARCH \({ }^{2}\) & UNLOCKSE \({ }^{2}\) & SEDOWNLD \({ }^{2}\) & X & X & X & X & \\
\hline E0 & Fault (read-only) & FSTAT1 & FSTAT2 & OVSTAT1 & OVSTAT2 & UVSTAT1 & UVSTAT2 & LIMSTAT1 & LIMSTAT2 & \\
\hline E8 & Fault (read-only) & GPISTAT & SEADDR & PREVSTEXT \({ }^{2}\) & PREVSEQST \({ }^{2}\) & BBSTAT1 \({ }^{2}\) & BBSTAT2 \({ }^{2}\) & BBSTAT3 \({ }^{2}\) & BBSTAT4 \({ }^{2}\) & \\
\hline F0 & Miscellaneous & BBSTAT5 \({ }^{2}\) & BBADDR \({ }^{2}\) & x & x & MANID & REVID1 & MARK1 & MARK2 & \\
\hline F8 & Commands & EEALOW & EEAHIGH & EEBLOW & EEBHIGH & BLKWR & BLKRD & BLKER & X & \\
\hline
\end{tabular}

\footnotetext{
\({ }^{1} x\) indicates that register locations do not exist.
\({ }^{2}\) Available only on the ADM1168 and ADM1169.
}
\begin{tabular}{|lc|}
\hline Application Note & AN-721 \\
\hline
\end{tabular}

NOTES

\section*{NOTES}```

