


10.709 Gbps Laser Diode Driver Chipset

GENERAL DESCRIPTION

ADN2843

FEATURES



REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

Parameter	Min	Тур	Max	Unit	Conditions
LASER BIAS (BIAS) Output Current I _{BIAS} Compliance Voltage I _{BIAS} during ALS ALS Shutdown Response Time	3 1.2		80 V _{CC} - 1.0 10 10	mA V μA μs	See Note 1
MODULATION CURRENT (IMODP, IMODN) Output Current I _{MOD} Compliance Voltage I_{MOD} during ALS Rise Time Fall Time Random Jitter Total Jitter	5 1.2	25 23 170 7.41	80 V _{CC} 10	mA V μA ps ps fs rms ps p-p	See Note 2 See Note 3 See Note 4
POWER SET INPUT (PSET) External Capacitance Voitage	1.15		80 1.35	pF V	See Note 5
EXTINCTION RATIO SET INJUT (ERSET) Allowable Resistance Range Voltage	1.5		25 1.35	kΩ V	
ALARM SET (ASET) Allowable Resistance Range Voltage Hysteresis	1.2 1.15		13,2 1.85	kΩ 	
CONTROL LOOP Time Constant	>	022			
DATA INPUTS (DATAP, DATAN) V p-p (Single-Ended Peak-to-Peak) Input Impedance (Single-Ended)	300	50	7	$\int_{\Omega}^{mV} \int_{\Omega}$	
LOGIC INPUTS (ALS, MODE) V _{IH} V _{IL}	2.4		0.8	V V V	
ALARM OUTPUTS (Internal 30 k to V_{CC}) V_{OH} V_{OL}	2.4		0.4	V V	
IDTONE f _{IN} Input Current Range Voltage on IDTONE	10 50 V _{CC} – 2		1000 4000	kHz μA V	
MONITOR PD (MPD, MPD2) Current Input Voltage	50		1200 1.65	μA V	
IBMON, IMMON, IMPDMON, IMPDMON2 IBMON, IMMON Division Ratio IMPDMON, IMPDMON2 IMPDMON to IMPDMON2 Matching Compliance Voltage	0	100 1	2 V _{CC} – 1.5	A/A A/A % V	Measured at 1200 μ.Α
SUPPLY V_{CC} I_{CC} (ADN2844) I_{CC} (ADN2845)	3.0	3.3 75	3.6 36	V mA mA	See Note 6 See Note 6

NOTES

 ^1In ALS mode current is sourced to the laser from the I_{BIAS} pin, which reverse biases the laser.

²The ADN2845 high speed specifications are measured into a 5 Ω load.

³RMS jitter measured with a 0000 0000 1111 1111 repeating pattern at 10.7 Gbps rate.

⁴Peak-to-peak total jitter measured with a 2¹³ – 1 PRBS with 80 CIDs pattern at 10.7 Gbps rate.

⁵Max capacitance refers to capacitance of photodiode and other parasitic capacitance.

 ${}^{6}I_{BIAS} = 0$, $I_{MOD} = 0$ (when ALS is asserted). See Power Dissipation section on page 7 for calculation of complete power dissipation.


Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE


Model	Temperature Range	Package Option
ADN2843CHIPSET	-40°C to +85°C	ADN2844 Control Loop: 32-Lead LFCSP ADN2845 Data Switch: Dice
ADN2843CHIPSET-B	–40°C to +85°C	ADN2844 Control Loop: Dice ADN2845 Data Switch: Dice
EVAL-ADN2843		Evaluation Board



CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADN2843 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





ADN2845 METALLIZATION PHOTOGRAPH

	1	ADN2844 PIN FUNCTION DESCRIPTIONS
Pin No.	Mnemonic	Function
1	ASET	Alarm Current Threshold Set (Should be Terminated with a 1.2 k Ω Resistor when Not Used)
2	ERSET	Extinction Ratio Current Set
3	PSET	Average Optical Power Set
4	GND	Negative Supply
5	IMPD	Monitor Photodiode Current Input (Tie to GND when Not in Use)
6	IMPDMON	Mirrored Current from IMPD (Tie to V _{CC} when Not in Use)
7	IMPDMON2	Mirrored Current from IMPD2 (For Optional Use with Two MPDs, Tie to V _{CC} when Not in Use)
8	IMPD2	Optional Second MPD Current Input (Tie to GND when Not in Use)
9	GND	Negative Supply
10	V _{CC}	Positive Supply
11	ERCAP	Extinction Ratio Loop Capacitor
12	PAVCAP	Average Power Loop Capacitor
β	MODE	Control Loop Operating Mode Logic Input (Should Not Be Left Floating)
14, 15, 17		Negative Supply
18, 31, 32	GNIØ (Negative Supply
Xe	GND	Kegat ve Supply
19	DEGRADE	DEGRADE Marm Output, Open Collector, Active High
20	FAIL	FAH-Alarin Output, Open Collector, Active High
21	ALS	Automatic Lager Shutdown Logic Input (Should Not Be Left Floating)
22	IMMON	Modulation Current Mitror Output, Current Source from VdC
23	IBMON	Bias Current Mirror Output, Current Source from V _{CC}
24	IDTONE	ID Tone Input Current (Fie to V _{CC} when Not in Use)
25	GND	Negative Supply
26	V _{CC}	Positive Supply
27	IBIAS_CTRL	Control Output Current Sink
28	GND	Negative Supply
29	IMOD_CTRL	
30	D_IMOD	Control Output Current Sink


ADN2844 PIN FUNCTION DESCRIPTIONS

ADN2845 PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	DATAN	AC-Coupled CML Data, Negative Differential Terminal
2	GND	Negative Supply
3, 13	NC	No Connect, Leave Floating
4	GND	Negative Supply
5	DATAP	AC-Coupled CML Data, Positive Differential Terminal
6	ALS	Automatic Laser Shutdown Logic Input
7	IMOD_CTRL	Modulation Current Control Input (Control Circuit Sinks IMOD/10 from Pin to GND)
8	IBIAS_CTRL	BIAS Current Control Input (Control Circuit Sinks IBIAS/10 from Pin to GND)
9	GND	Negative Supply
10	NC	No Connect, Leave Floating
11	IBIAS	BIAS Current
12	IMODP	Modulation Current
14	V _{CC}	V _{CC} Connection for IMODN Termination Resistor
15	GND	Negative Supply
16-18	V _{CC}	Positive Supply

GENERAL

Laser diodes have current-in to light-out transfer functions as shown in Figure 1. Two key characteristics of this transfer function are the threshold current, I_{TH} , and slope in the linear region beyond the threshold current, referred to as the slope efficiency, LI.



MPD current is fell into the ADN2843 to control the power and extinction ratio, continuously acjusting the bias current and modulation current in response to the laser's changing threshold current and light-to-current slope efficiency.

The ADN2843 uses automatic power control, APC, to maintain a constant average power over time and temperature.

The ADN2843 uses closed-loop extinction ratio control to allow optimum setting of the extinction ratio for every device. Thus, SONET/SDH interface standards can be met over device variation, temperature, and laser aging. Closed-loop modulation control eliminates the need to either overmodulate the LD or include external components for temperature compensation, thus reducing research and development time and second sourcing issues.

The ADN2843 dual-loop control has two modes of operation. Each mode is given by the configuration of the MODE and D_IMOD pins as shown below.

Operation	MODE	D_IMOD
Mode	Pin Setting	Pin Connected to
A	HIGH	IBIAS
B	LOW	IBIAS_CTRL

Configuring the ADN2843 in Mode A or Mode B (see Figures 3 and 4) enables users to achieve accurate control of the extinction ratio. Mode B is suitable for applications where an IBIAS pin is not available to the TOSA, or where there is no space on the TOSA for an IBIAS inductor. Experimental data and simulation for typical lasers has shown ER to be 0.3 dB to 0.5 dB better in Mode A, at a 5 dB extinction ratio. Care should be taken to ensure that the extra capacitance on the I_{BIAS} pin due to the D_IMOD connection does not degrade the eye quality. When physical constraints do not allow a low capacitance interconnect between D_IMOD and I_{BIAS}, the ADN2843 should be configured in Mode B (see Figure 4).

Average power and extinction ratio for both modes are set using the PSET and ERSET pins, respectively. Potentiometers are connected between these pins and ground. The potentiometer R_{PSET} is used to set the average power. The potentiometer R_{ERSET} is used to set the extinction ratio. The internal control loops force the PSET and ERSET pins to 1.23 V above GND. For initial setup, R_{PSET} and R_{ERSET} may be calculated using the following formulas:

The PSET resistor is given by the following formulas:

$$R_{PSET} = \frac{1.23 V}{I_{AV}} \left(\Omega \right)$$

where I_{AV} is average MPD current.

The value of the ERSET resistor is a function of the operation mode of the ADN2843 as follows:

For Mode A:

$$R_{ERSET} = R_{PSET} \times \frac{ER + 1}{ER - 1}$$

For Mode B:

$$R_{ERSET} = \frac{R_{PSET}}{2} \times \frac{ER + 1}{ER - 1}$$

Note that I_{ERSET} and I_{PSET} will change from laser diode to laser diode, therefore R_{ERSET} and R_{PSET} need to be adjusted for each laser diode. When tuning the laser diode, R_{PSET} should be adjusted first with R_{ERSET} at 25 k Ω . Once the average power is set, R_{HRSET} is adjusted to set the desired extinction ratio, and R_{HSET} is again adjusted to re-establish the desired average power. Once the values R_{PSET} and R_{ERSET} have been adjusted to set the desired average power and extinction ratio, the control loops maintain these values of average power and extinction ratio over environmental conditions and time.

PAVCAP AND ERGAP

The control loop constants are set by the JAVCAI and ERCAP capacitors. The required value for the PAVCAP and BRCAP capacitors is 22 nF.

The PAVCAP and ERCAP capacitors are connected between the respective pins and GND. The capacitors should be low leakage multilayer ceramic capacitors with an insulation resistance >100 G Ω or an RC >1000 s, whichever is lowest.

ALARMS

The ADN2843 is designed to allow interface compliance to ITU-T-G958 (11/94), Section 10.3.1.1.2 (Transmitter Fail), and Section 10.3.1.1.3 (transmitter degrade). The ADN2843 has two alarms, DEGRADE and FAIL. These alarms are raised when I_{BIAS} exceeds the respective DEGRADE and FAIL thresholds. These alarms are active high. A resistor between ground and the ASET pin is used to set the current at which these alarms are raised. The current through the ASET resistor is a ratio of 1:100 to the FAIL alarm threshold. The DEGRADE alarm will be raised at 90% of the FAIL threshold.

Example:

$$I_{FAIL} = 50 \ mA \ so \ I_{DEGRADE} = 45 \ mA$$

$$I_{ASET} = \frac{I_{FAIL}}{100} = \frac{50 \text{ mA}}{100} = 500 \text{ \muA}$$
$$R_{ASET} = \frac{1.23 \text{ V}}{I_{ASET}} = \frac{1.23 \text{ V}}{500 \text{ \muA}} = 2.46 \text{ k}\Omega$$

The laser degrade alarm, DEGRADE, is provided to give a warning of imminent laser failure if the laser diode degrades further or if environmental conditions continue to stress the LD, such as increasing temperature. The laser fail alarm, FAIL, is activated when the transmitter can no longer be guaranteed to be SONET/SDH compliant. This occurs when one of the following conditions arise:

- The ASET threshold is reached.
- The ALS pin is set high. This shuts off the modulation and bias currents to the LD, resulting in the MPD current dropping to zero. This gives closed-loop feedback to the system that ALS has been enabled.

DEGRADE is raised only when the bias current exceeds 90% of the alarm threshold.

ALARM INTERFACE

The alarm voltages are open collector outputs. An internal pull-up resistor of $30k\Omega$ that is used to pull the logic high value to V_C. However, this can be overdriven with an external resistor, allowing alarm interfacing to non-V_{CC} levels. The FAIL output may not be connected directly to the ALS pin to shut down the bias and modulation currents. It can however be latched using a flip-flop, and the output of the flip-flop can then be used to activate ALS. Non-V_{CC} slarm output levels must be below the V_{CC} used for the ADN2843.

DATA INPUTS

Figure 2 shows a simplified schematic of the ADN2845 data inputs. The data inputs are terminated via the equivalent of a 100 Ω internal resistor between DATAN and DATAP. This provides 50 Ω termination for single-ended signals. The actual signal on the switching devices is attenuated by a factor of 2 internally. There is a high impedance circuit to set the commonmode voltage, which is designed to change over temperature. It is recommended that ac coupling be used to eliminate the need for matching between the common-mode voltages.




Figure 2. Simplified Schematic of Data Inputs

MONITOR CURRENTS

IBMON, IMMON mirror the bias, modulation current at a ratio of 1:100 for increased monitoring functionality. IMPDMON and IMPDMON2 mirror the current in IMPD and IMPD2, respectively, with a ratio of 1. All monitors source current from V_{CC} .

If the MPD monitoring function is not required, then the IMPD pin should be tied to ground and the monitor photodiode cathode should be connected directly to the PSET pin. When the MPD monitor functions are not used, IMPDMON and IMPDMON2 should be tied to $V_{\rm CC}$.

MPD CURRENT

The maximum average MPD current is specified in the specifications section. This maximum current specified is limited by the MPD monitoring circuitry. If the monitoring function is not required, then IMPD and IMPD2 should be grounded, the monitor photodiode cathode should be connected directly to the PSET node, and IMPDMON and IMPDMON2 should be tied to V_{CC} . MPD currents as high as 3 mA can be used in this configuration.

Another way to increase the MPD current range without sacrificing the monitoring function is to use IMPD and IMPD2 in parallel. This effectively doubles the current range but raises the lower MPD current specification from 50 μ A to 100 μ A. If this configuration is used, the IMPDMON and IMPDMON2 pins should be tied together and terminated with a single resistor. The mirror ratio of 1 is maintained in this configuration.

DUAL MPD DWDM FUNCTION

The MPD function mirrors the current in MPD to the PSET pin and to the IMPDMON pin with a ratio of 1. A second monitor photodiode can be connected to the IMPD2 pin. Its current is mirrored to IMPDMON2 and also to the PSET pin, where it is summed with the current mirrored from IMPD. The two MPD monitor currents can be used as inputs to a DWDM wavelength control function when used in combination with various optical filtering techniques. If the IMPD monitor function is not required, the monitor photodiode can be directly connected to the PSET pin, and the IMPD pin must be tied to GND. If the IMPD2 pin is not being used, it should be tied to GND.

IDTONE The IDTONE pin is supplied for fiber identification/supervisory channels or for control purposes. This pin modulates the optical one level by adding a current to IMOD over a possible range of 2% of minimum I_{MOD} to 10% of maximum I_{MOD}. The IDTONE current is set by an external current sink connected to the IDTONE pin. There is a gain of 2 between the IDTONE pin and the I_{MOD} current. To ratio the IDTONE burrent to I_{MOP}, the input current can be derived from the IMMON output current.

If the IDTONE function is not being used, this pin must be tied to $V_{\rm CC}$ to properly disable it.

Note that using IDTONE during transmission may cause optical eye degradation.

AUTOMATIC LASER SHUTDOWN (ALS)

The ADN2843 ALS allows compliance to ITU-T-G958 (11/94), Section 9.7. When ALS is asserted, both bias and modulation currents are turned off. In ALS mode, current is sourced to the laser from the I_{BIAS} pin, which reverse biases the laser and ensures that it is turned off. Correct operation of ALS can be confirmed by the FAIL alarm being raised when ALS is asserted. Note this is the only time that DEGRADE will be low while FAIL is high.

Note that for correct ALS operation, the ALS pin on the ADN2845 and ADN2844 should be connected and terminated with a 10 k Ω resistor. The ADN2843 ALS should be driven with correct logic levels (see Specifications section). ALS should never be left floating.

POWER DISSIPATION

The power dissipation of the ADN2845 can be calculated using the following expressions:

$$I_{CC} = 75 mA + 1.75 \times I_{MOD}(mA) + 0.3 \times I_{BLAS}(mA)$$
$$P = V_{CC} \times I_{CC} (A) + V_{IMOD} \times I_{MOD}(A) / 2 + V_{IBLAS} \times I_{BLAS}(A)$$

where V_{IMOD} is the average voltage on the IMOD pin, and V_{IBIAS} is the average voltage on the I_{BIAS} pin.

REV.0






Figure 3. ADN2843 Application Circuit (Mode A)

- Best high frequency board layout techniques including power and ground planes should be used.
- To minimize inductance, keep the connections between the ADN2845 and the laser diode as short as possible. Inductances <0.3 nH are recommended for best performance. Critical bonds are IMODP and V_{CC} (Pin 14). Ribbon bonding can be used to reduce bond inductance. Minimize bond lengths for ADN2845 pads to achieve low inductance.
- Place bypass capacitor on laser anode as close to laser as possible.
- Bypass capacitors should be placed as close as possible to V_{CC} pads.
- 50 Ω controlled impedance interconnects should be used on the DATA inputs.
- Parasitic capacitance on IBIAS_CTRL and IMOD_CTRL interconnects should be less than 100 pF. If decoupling caps are used on IBIAS_CTRL and IMOD_CTRL, they should be tied to V_{CC} rather than GND.
- An inductor should be used in the bias current path. A Microwave Components coil 30-1847-GCCAS-01 (48 mil × 24 mil) should be used.
- The recommended substrate connection is to GND. However, the performance is not affected by connecting the substrate to V_{CC}.



NOTES *FOR DIGITAL PROGRAMMING, THE ADN2850 OR ADN2860 OPTICAL SUPERVISOR CAN BE USED. **OPTIONAL MONITORING OF CURRENTS.

Figure 4. ADN2843 Application Circuit (Mode B)



AN INDUCTOR SHOULD BE USED IN THE BIAS CURRENT PATH. A MICROWAVE COMPONENTS COIL 30-1847-GCCAS-01 (48 MIL × 24 MIL) SHOULD BE USED.

• THE EXTERNAL POWER SUPPLY IS CONNECTED AT THE PARALLEL PLATE DECOUPLING CAPACITOR.




Figure 5. Recommended Layout

Figure 6. 10 Gbps Optical Diagram Provided Courtesy of NEL. $P_{AV} = 0 \text{ dBm}, \text{ ER} = 5 \text{ dB}, \text{ PRBS 31 Pattern}.$

DIE PAD COORDINATES (With Origin in the Center of the Die)

ADN2844				ADN2845				
Pad Number	Pad Name	Χ (μm)	Υ (μm)	Pad Number	Pad Name	Χ (μm)	Υ (μm)	
1	ASET	1014.00	-1019.00	1	DATAN	-500.00	400.00	
2	ERSET	769.00	-1019.00	2	GND*	-500.00	222.00	
3	PSET	486.00	-1019.00	3	NC	-500.00	0.00	
4	GND	186.00	-1019.00	4	GND*	-500.00	-222.00	
5	IMPD	-132.00	-1019.00	5	DATAP	-500.00	-400.00	
6	IMPDMON	-479.00	-1019.00	6	ALS	-300.00	-600.00	
7	IMPDMON2	-811.00	-1019.00	7	IMOD_CTRL	-100.00	-600.00	
8	IMPD2	-1056.00	-1019.00	8	IBIAS_CTRL	100.00	-600.00	
9	GND	-1339.00	-877.00	9	GND*	300.00	-600.00	
10	V _{CC}	-1339.00	-672.00	10	NC*	500.00	-400.00	
	ERCAP	-1339.00	-429.00	11	IBIAS	500.00	-200.00	
1/2	IAVCAP	-1339.00	-204.00	12	IMODP*	500.00	-30.00	
13	MODE	-1339.00	91.00	13	NC*	500.00	178.00	
14	(GND)	-1339.00	335.00	14	V _{CC} (IMODN)*	500.00	378.00	
15 / /	GND	(1339,00)	580.00	15	GND*	300.00	600.00	
10	GND <	-1339.00	824.00	16	V _{CC} *	100.00	600.00	
NZ /	(AND)	-1051.00	1019.00	17	V _{CC} *	-100.00	600.00	
18 L	GND / L		/1019.00	18 /	V _{cc} *	-300.00	600.00	
19	DEGRADE	-47)6.00	1019.00	*Denotes double bo			1	
20	FAIL	-207.00	1019.00	Pendles double bo		_		
21	ALS	102.00	1019.00	/ / /	$ \rightarrow L$			
22	IMMON	387.00	1019.00			זר הר		
23	IBMON	653.00	1019.00		~ 1	$ \neg $		
24	IDTONE	904.00	1019.00	≤ -1				
25	GND	1359.00	995.00				\sim	
26	V_{CC}	1359.00	781.00		\sim \sim \sim \sim		\sim	
27	IBIAS_CNTRL	1359.00	523.00					
28	GND	1359.00	317.00		L .	-	_	
29	IMOD_CTRL	1359.00	-29.00					
30	D_IMOD	1359.00	-294.00				$ \longrightarrow $	
31	GND	1359.00	-562.00					
32	GND	1359.00	-807.00					

OUTLINE DIMENSIONS

32-Lead Lead Frame Chip Scale Package [LFCSP]

