

High Precision anyCAP™ Dual Low Dropout Linear Regulator

ADP3302

FEATURES

High Accuracy: ±0.8%

Ultralow Dropout Voltage: 120 mV @ 100 mA Typical

Requires only $C_0 = 0.47 \mu F$ for Stability

anyCAP™ = Stable with All Types of Capacitors

Current and Thermal Limiting

Low Noise

Dropout Detector

Multiple Voltage Options

Thermally Enhanced SO-8 Package

APPLICATIONS.

Cellular Telephones


Notebook and Palmtop Computers

Battery Powered Systems

Portable Instruments

High Efficiency Linear Regulators

FUNCTIONAL BLOCK DIAGRAM (1/2 IS SHOWN)



3 GND OUT2 4 + 0.47μF 3 GND OFF - 0.47μF

Figure 1. Application Circuit

GENERAL DESCRIPTION

The ADP3302 is a member of the ADP330X family of precision micropower low dropout any CAP $^{\text{TM}}$ regulators. The ADP3302 contains two fully independent 100 mA regulators with separate shutdown and merged error outputs. It features 1.4% overall output accuracy and very low, 120 mV typical, dropout voltage.

The ADP3302 has a wide input voltage range from +3 V to +12 V. It features an error flag that signals when either of the two regulators is about to lose regulation. It has short circuit current protection as well as thermal shutdown.

The ADP3302's enhanced lead frame design allows for a maximum power dissipation of 630 mW @ +70°C ambient temperature and 1.0 W at room temperature without any external heat sink.

anyCAP™ is a trademark of Analog Devices, Inc.

$\label{eq:control_loss} \textbf{ADP3302-SPECIFICATIONS} \ \ ^{\text{(@T}_A = -20^{\circ}\text{C to } +85^{\circ}\text{C}, \ V_{\text{IN}} = 7 \ \text{V, C}_{\text{IN}} = 0.47 \ \mu\text{F, C}_{\text{OUT}} = 0.47 \ \mu\text{F, unless otherwise noted})^{\text{1}}$

Parameter	Symbol	Conditions	Min	Typ	Max	Units
GROUND CURRENT	$I_{ m GND}$	$I_{L1} = I_{L2} = 100 \text{ mA}$ $I_{L1} = I_{L2} = 0.1 \text{ mA}$		2 0.4	4 0.8	mA mA
GROUND CURRENT IN DROPOUT	$I_{ m GND}$	$V_{IN} = 2.5 \text{ V}$ $I_{L1} = I_{L2} = 0.1 \text{ mA}$		1.0	2	mA
DROPOUT VOLTAGE	V_{DROP}	$V_{OUT} \le 98\%$ of V_O , Nominal $I_L = 100$ mA $I_L = 10$ mA $I_L = 1$ mA		0.12 0.05 0.02	0.2 0.1 0.05	V V V
SHUTDOWN THRESHOLD	V _{THSD}	ON OFF	2.0	0.9 0.9	0.3	V V
SHUTDOWN PIN INPUT CURRENT	I _{SDIN}	$0 < V_{SD} < 5 V$ $5 \le V_{SD} \le 12 V$, @ $V_{IN} = 12 V$		0	1 22	μA μA
GROUND CURRENT IN SHOTDOWN MODE	I_Q	$V_{SDI} = V_{SD2} = 0$, $T_A = +25$ °C, @ $V_{IN} = 12$ V $V_{SDI} = V_{SD2} = 0$, $T_A = +85$ °C, @ $V_{IN} = 12$ V		0	1	μΑ
OUTPUT CURRENT IN STUTDOWN MODE	Ioso	$T_A = +85^{\circ}C$, $(v)_N = 12 V$ $T_A = +25^{\circ}C$, $(v)_N = 12 V$			12 2	μA μA
ERROR PIN OUTPUT LEAKAGE	T _{EL} \	$V_{EO} = 5 N / / / $	\longrightarrow		_13	μА
ERROR PIN OUTPUT "LOW" VOLTAGE	V _{EOL}	Ising = 400 µA	7	0.15	ro.3	V
PEAK LOAD CURRENT	I_{LDPK}	V _{IN} = Nominal V _{OUT} +1 V	7	200		mA_
THERMAL REGULATION	$\frac{\Delta V_{O}}{V_{O}}$	V _{IN} = 12 V, I _L = 100 mA T = 10 ms		0.05		[%/W]
OUTPUT NOISE	V _{NOISE}	f = 10 Hz-100 kHz, @ T _A = +25°C V _{OUT} = 3.3 V V _{OUT} = 5 V		75 110		μV rms μV rms

NOTES

Specifications subject to change without notice.

$\label{eq:ADP3302-3.0-SPECIFICATIONS} \textbf{(@ $T_A = -20^{\circ}$C to $+85^{\circ}$C, $V_{IN} = 3.3$ V, $C_{IN} = 0.47$ μF, $C_{OUT} = 0.47$ μF, unless otherwise noted)}$

Parameter	Symbol	Conditions	Min	Typ	Max	Units
OUTPUT VOLTAGE	V _{OUT1} or V _{OUT2}	$V_{IN} = 3.3 \text{ V to } 12 \text{ V}$ $I_L = 0.1 \text{ mA to } 100 \text{ mA}$ $T_A = +25^{\circ}\text{C}$ $V_{IN} = 3.3 \text{ V to } 12 \text{ V}$ $I_L = 0.1 \text{ mA to } 100 \text{ mA}$	2.976 2.958	3	3.024	v
LINE REGULATION	$\frac{\Delta V_{O}}{\Delta V_{IN}}$	$V_{IN} = 3.3 \text{ V to } 12 \text{ V}$ $T_A = +25^{\circ}\text{C}, I_L = 0.1 \text{ mA}$		0.024		mV/V
LOAD REGULATION	$\frac{\Delta V_{O}}{\Delta I_{L}}$	$I_L = 0.1 \text{ mA to } 100 \text{ mA}$ $T_A = +25^{\circ}\text{C}$		0.030		mV/mA
CROSS REGULATION	$ \frac{\Delta V_{01}}{\Delta I_{L2}} $ or $ \frac{\Delta V_{02}}{\Delta I_{L1}} $	$I_L = 0.1 \text{ mA to } 100 \text{ mA}$ $T_A = +25^{\circ}\text{C}$		1		μV/mA

Specifications subject to change without notice.

-2- REV. 0

 $^{^1} Ambient$ temperature of +85 $^{\circ} C$ corresponds to a typical junction temperature of +125 $^{\circ} C$.

ADP3302–3.2—SPECIFICATIONS (@ $T_A = -20^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{IN} = 3.5$ V, $C_{IN} = 0.47$ μF , $C_{OUT} = 0.47$ μF , unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
OUTPUT VOLTAGE	V_{OUT1} or V_{OUT2}	$V_{IN} = 3.5 \text{ V to } 12 \text{ V}$ $I_{L} = 0.1 \text{ mA to } 100 \text{ mA}$ $T_{A} = +25^{\circ}\text{C}$	3.174	3.2	3.226	V
		$V_{IN} = 3.5 \text{ V to } 12 \text{ V}$ $I_L = 0.1 \text{ mA to } 100 \text{ mA}$	3.155	3.2	3.245	V
LINE REGULATION	$\frac{\Delta V_{O}}{\Delta V_{IN}}$	$V_{IN} = 3.5 \text{ V to } 12 \text{ V}$ $T_A = +25^{\circ}\text{C}, I_L = 0.1 \text{ mA}$	0.026		mV/V	
LOAD REGULATION	$\frac{\Delta V_{O}}{\Delta I_{L}}$	$I_{L} = 0.1 \text{ mA to } 100 \text{ mA}$ $T_{A} = +25^{\circ}\text{C}$	0.032		mV/mA	
CROSS REGULATION	$\frac{\Delta V_{01}}{\Delta I_{L2}}$ or $\frac{\Delta V_{02}}{\Delta V_{02}}$	$I_L = 0.1 \text{ mA to } 100 \text{ mA}$ $T_A = +25^{\circ}\text{C}$		1		μV/mA
Specifications subject to change without n	otice. ΔI_{L1}	200 T - 200 C to 1050 C V - 2	3 E V C _ 0.4	7E C	_ 0 47	F unloss
AUP33U2-3.3-SF	PECHICATI	PNS $(@ T_A = -20^{\circ}C \text{ to } +85^{\circ}C, V_{IN} = 3^{\circ}C)$ otherwise nated)	3.0 V, GIN = 0.4	, µ.г, Ն _{ՕՍ}	r = υ.4 <i>1</i> μι	r, uilless

Parameter	Symbol	Conditions	Min Typ Max	Units
OUTPUT VOLTAGE	V _{OUT1} or V _{OUT2}	V_{IN} = 3.6 V to 12 V I_{I} = 0.1 mA to 100 mA T_{A} = +25°C V_{IN} = 3.6 V to 12 V I_{L} = 0.1 mA to 100 mA	3.253 3.3 3.327	V
LINE REGULATION	$\frac{\Delta V_{O}}{\Delta V_{IN}}$	$V_{IN} = 3.6 \text{ V to } 12 \text{ V}$ $T_A = +25^{\circ}\text{C}, I_L = 0.1 \text{ mA}$	0.026	mV/V
LOAD REGULATION	$\frac{\Delta V_{O}}{\Delta I_{L}}$	$I_L = 0.1 \text{ mA to } 100 \text{ mA}$ $T_A = +25^{\circ}\text{C}$	0.033	m/V/mA
CROSS REGULATION	$rac{\Delta { m V}_{01}}{\Delta I_{L2}} \ { m or} \ rac{\Delta { m V}_{02}}{\Delta I_{L1}}$	$I_L = 0.1 \text{ mA to } 100 \text{ mA}$ $T_A = +25^{\circ}\text{C}$	1	μV/mA

Specifications subject to change without notice.

$\label{eq:ADP3302-5.0-SPECIFICATIONS} \textbf{(@ $T_A = -20^{\circ}$C to $+85^{\circ}$C, $V_{IN} = 5.3$ V, $C_{IN} = 0.47$ μF, $C_{OUT} = 0.47$ μF, unless otherwise noted)}$

Parameter	Symbol	Conditions	Min	Тур	Max	Units
OUTPUT VOLTAGE	$V_{ m OUT1}$ or $V_{ m OUT2}$	$V_{IN} = 5.3 \text{ V to } 12 \text{ V}$ $I_{L} = 0.1 \text{ mA to } 100 \text{ mA}$ $T_{A} = +25^{\circ}\text{C}$	4.960	5.0	5.040	V
		$V_{IN} = 5.3 \text{ V to } 12 \text{ V}$ $I_L = 0.1 \text{ mA to } 100 \text{ mA}$	4.930	5.0	5.070	V
LINE REGULATION	$\frac{\Delta { m V}_{ m O}}{\Delta { m V}_{IN}}$	$V_{IN} = 5.3 \text{ V to } 12 \text{ V}$ $T_A = +25^{\circ}\text{C}, I_L = 0.1 \text{ mA}$		0.04		mV/V
LOAD REGULATION	$\frac{\Delta V_{O}}{\Delta I_{L}}$	$I_L = 0.1 \text{ mA to } 100 \text{ mA}$ $T_A = +25^{\circ}\text{C}$		0.05		mV/mA
CROSS REGULATION	$\frac{\Delta V_{01}}{\Delta I_{L2}}$ or $\frac{\Delta V_{02}}{\Delta I_{L1}}$	$I_L = 0.1 \text{ mA to } 100 \text{ mA}$ $T_A = +25^{\circ}\text{C}$		1		μV/mA

Specifications subject to change without notice.

REV. 0 -3-

ADP3302

ABSOLUTE MAXIMUM RATINGS*

Input Supply Voltage-0.3 V to +16 V Please note: Pins 5 and 8 should be connected exter-Pin Name **Function** nally for proper operation. 1 OUT1 Output of Regulator 1, fixed 3.0 V, 3.2 V, Shutdown Input Voltage-0.3 V to +16 V 3.3 V or 5 V output voltage. Sources up to Error Flag Output Voltage-0.3 V to +16 V 200 mA. Bypass to ground with a 0.47 μF Power Dissipation Internally Limited capacitor. Operating Ambient Temperature Range-55°C to +125°C 2 **ERR** Open Collector Output. Active low indicates Operating Junction Temperature Range-55°C to +125°C that one of the two outputs is about to go out of regulation. θ_{IC}55°C/W 3 **GND** Ground Pin. Storage Temperature Range-65°C to +150°C Lead Temperature Range (Soldering 10 sec) +300°C OUT2 Output Regulator 2. Independent of Regula-Vapor Phase (60 sec)+215°C tor 1. Fixed 3.0 V, 3.2 V, 3.3 V or 5 V output Infrared (15 sec)+220°C voltage. Bypass to ground with a 0.47 µF capacitor. *This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not 5, 8 IN Regulator Input. Supply voltage can range implied. Exposure to absolute maximum rating conditions for extended periods from +3.0 V to +12 V. Pins 5 and 8 must be may affect device reliability. connected together for proper operation. $\overline{SD}2$ Active Low Shutdown Pin for Regulator 2. ORDERING GUIDE Connect to ground to disable the Out 2 output. When shutdown is not used, this pin Voltage Pa¢kage should be connected to the input pin. Model Outputs | Option* Shutdown Pin for Regulator 1, otherwise ADP3302AR1 OUT 1 3.0 SQ-8 identical to SD2. OUT 2 3.0 V **§**Q-8 ADP3302AR2 OUT 1 3.2 V SO-8 OUT 2 3.2 V SO-8 PIN CONFIGURATION OUT 1 ADP3302AR3 3.3 V SO-8

SO-8

SO-8

SO-8

SO-8

SO-8

NOTES

ADP3302AR4

ADP3302AR5

Contact factory for availability of customized options available with mixed output voltages.

OUT 2

OUT 1 3.3 V

OUT 2 5.0 V

OUT 1 5.0 V

OUT 2 5.0 V

3.3 V

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3302 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



_ REV. 0

PIN FUNCTION DESCRIPTIONS

OUT 1 1

ERR 2

GND 3

OUT 2 4

ADP3302

TOP VIEW

(Not to Scale)


7 SD1

6 SD2

5 IN

^{*}SO = Small Outline Package.

Typical Performance Characteristics—ADP3302



5.005 \$\frac{9}{2} 5.000 \quad \qua






Figure 2. Line Regulation Output Voltage vs. Supply Voltage on

Figure 3. Output Voltage vs. Load Current Up to 200 mA on ADP3302AR5

Figure 4. Quiescent Current vs. Supply Voltage-ADP3302AR3










Figure 5. Quiescent Current vs. Load Current

Figure 6. Output Voltage Variation % vs. Temperature

Figure 7. Quiescent Current vs. Temperature









Figure 8. Dropout Voltage vs. Output Current


Figure 9. Power-Up/Power-Down on ADP3302AR3. $\overline{SD} = 3 \text{ V or } V_{IN}$

Figure 10. Power-Up Transient on ADP3302AR1

REV. 0 –5–

ADP3302—Typical Performance Characteristics










Figure 11. Line Transient Response— (0.47 µF Load) on ADP3302AR4

Figure 12. Line Transient Response (10 µF Load) on ADP3302AR4

Figure 13. Load Transient on V_{OUT1} and Crosstalk of V_{OUT2} on ADP3302AR4 for 1 mA to 100 mA Pulse










Figure 14. Load Transient on V_{OUT2} and Crosstalk on V_{OUT1} on ADP3302AR4 for 1 mA to 100 mA Pulse

Figure 15. Short Circuit Current

Figure 16. Turn On ADP3302AR3








Figure 17. Turn Off on ADP3302AR3

Figure 18. Power Supply Ripple Rejection on ADP3302AR3

Figure 19. Output Noise Density on ADP3302AR5

REV. 0 -6-

ADP3302

APPLICATION INFORMATION any CAP^{TM}

The ADP3302 is an easy to use dual low dropout voltage regulator. The ADP3302 requires only a very small $0.47 \,\mu\text{F}$ bypass capacitor on the outputs for stability. Unlike the conventional LDO designs, the ADP3302 is stable with virtually any type of capacitors (anyCAPTM) independent of the capacitor's ESR (Effective Series Resistance) value.

Capacitor Selection

Output Capacitors: As with any micropower device, output transient response is a function of the output capacitance. The ADP3302 is stable with a wide range of capacitor values, types and ESR (anyCAPTM). A capacitor as low as 0.47 μ F is all that is needed for stability. However, larger capacitors can be used if high output current surges are anticipated. The ADP3302 is stable with extremely low ESR capacitors (ESR \approx 0), such as multilayer capacitors (apacitors (MLCC) or OSCON.

Input Bypass Capacitor: An input bypass capacitor is not required. However, for applications where the input source is high impedance of far from the input pins, a hypass capacitor is recommended. Connecting a 0.47 µR capacitor from the input pins (Pins 5 and 8) to ground reduces the circuit's sensitivity to PC board layout.

Low ESR capacitors offer better performance on a noisy supply; however, for less demanding requirements a standard tantalum or aluminum electrolytic capacitor is adequate.

Thermal Overload Protection

The ADP3302 is protected against damage due to excessive power dissipation by its thermal overload protection circuit, which limits the die temperature to a maximum of 165°C. Under extreme conditions (i.e., high ambient temperature and power dissipation) where die temperature starts to rise above 165°C, the output current is reduced until the die temperature has dropped to a safe level. The output current is restored when the die temperature is reduced.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For normal operation, device power dissipation should be externally limited so that junction temperatures will not exceed 125°C.

Calculating Junction Temperature

Device power dissipation is calculated as follows:

$$PD = (V_{IN} - V_{OUT1}) I_{LOAD1} + (V_{IN} - V_{OUT2}) I_{LOAD2} + (V_{IN}) I_{GND}$$

Where I_{LOAD1} and I_{LOAD2} are Load currents on Outputs 1 and 2, I_{GND} is ground current, V_{IN} and V_{OUT} are input and output voltages respectively.

Assuming $I_{LOAD1} = I_{LOAD2} = 100$ mA, $I_{GND} = 2$ mA, $V_{IN} = 7.2$ V and $V_{OUT1} = V_{OUT2} = 5.0$ V, device power dissipation is:

 $PD = (7.2 \ V - 5 \ V) \ 100 \ mA + (7.2 \ V - 5 \ V) \ 100 \ mA + (7.2 \ V) \ 2 \ mA = 0.454 \ W$

The proprietary thermal coastline lead frame used in the ADP3302 yields a thermal resistance of 96°C/W, which is significantly lower than a standard 8-pin SOIC package at 170°C/W.

Junction temperature above ambient temperature will be approximately equal to:

 $0.454 W \times 96^{\circ}C/W = 43.6^{\circ}C$

To limit the maximum junction temperature to 125°C, maximum ambient temperature must be lower than:

$$TA_{MAX} = 125^{\circ}C - 43.6^{\circ}C = 81.4^{\circ}C$$

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATION

All surface mount packages rely on the traces of the PC board to conduct heat away from the package.

In standard packages the dominant component of the heat resistance path is the plastic between the die attach pad and the individual leads. In typical thermally enhanced packages one or more of the leads are fused to the die attach pad, significantly decreasing this component. However, to make the improvement meaningful, a significant copper area on the PCB has to be attached to these fused pins.

The ADP3302's patented thermal coastline lead frame design uniformly minimizes the value of the dominant portion of the thermal resistance. It ensures that heat is conducted away by all pins of the package. This yields a very low 96°C/W thermal resistance for an SO-8 package, without any special board layout requirements, relying just on the normal traces connected to the leads. The thermal resistance can be decreased by, approximately, an additional 10% by attaching a few square cm of copper area to the two $V_{\rm IN}$ piny of the ADP3302 package.

It is not recommended to use solder mask or silkscreen on the PCB traces adjacent to the ADP3302 pins since it will increase the junction to ambient thermal resistance of the parkage

Shutdown Mode

Applying a TTL high signal to the shutdown pin or tying it to the input pin will turn the output QN. Pulling the shutdown pin down to a TTL low signal or tying it to ground will turn the output OFF. Outputs are independently controlled. In shutdown mode, quiescent current is reduced to less than 2 µA.

Error Flag Dropout Detector

The ADP3302 will maintain its output voltage over a wide range of load, input voltage and temperature conditions. If regulation is lost, for example, by reducing the supply voltage below the combined regulated output and dropout voltages, the ERRor flag will be activated. The ERR output is an open collector, which will be driven low.

Once set, the ERRor flag's hysteresis will keep the output low until a small margin of operating range is restored, either by raising the supply voltage or reducing the load.

A single ERR pin serves both regulators in the ADP3302 and indicates that one or both regulators are on the verge of losing regulation.

APPLICATION CIRCUIT

Dual Post Regulator Circuit for Switching Regulators

The ADP3302 can be used to implement a dual $3\,V/100\,\text{mA}$ post regulator power supply from a 1 cell Li-Ion input (Figure 20). This circuit takes 2.5 V to 4.2 V as the input and delivers dual $3\,V/100\,\text{mA}$ outputs. Figure 21 shows the typical efficiency curve.

For ease of explanation, let's partition the circuit into the ADP3000 step-up regulator section and the ADP3302 low dropout regulation section. Furthermore, let's divide the operation of this application circuit into the following three phases.

REV. 0 -7-

ADP3302




Figure 20. Cell Li-lon to 3 V/200 mA Converter with Shutdown at V_{IN} < 2.5 V

Phase One: When the input voltage is equal to 3.7 V or higher, the ADP3000 is off and the ADP3302 operates on its own to regulate the output voltage. At this phase, current is flowing into the input pins of the ADP3302 via the inductor L1 and the Schottky diode. At the same time, the ADP3000 is set into sleep mode by pulling the FB pin (via R9 and R10 resistor divider network) to about 10% higher than its internal reference which is set to be 1245 V.

Phase Two: As the input voltage drops below 3.1 V, the decreasing input voltage causes the voltage of the JB pin to be within 5% of the 1.245 V reference. This triggers the ADR3000 to turn on, providing a 3.4 V regulated output to the inputs of the ADR302. The ADR3000 continues to supply the 3.4 V regulated voltage to the ADR3302 until the input voltage drops below 2.5 V.

Phase Three: When the input voltage drops below 2.5 V, the ADP3302 will shut down and the ADP3000 will go into sleep mode. With the input voltage below 2.5 V, the resistor divider network, R1 and R2, applies a voltage that is lower than the ADP3000's internal 1.245 V reference voltage to the SET pin. This causes the A_O pin to have a voltage close to 0 V, which causes the ADP3302 to go into shutdown directly and Q1 to turn on and pull the FB pin 10% or higher than the internal 1.245 V reference voltage. With the FB pin pulled high, the ADP3000 goes into sleep mode.




Figure 21. Typical Efficiency of the Circuit of Figure 20 Refer to Figure 20. R9 and R10 set the output voltage of the ADP3000. R1, R2, and R3 set the shutdown threshold voltage for the circuit. For further details on the ADP3000, please refer

to the ADP3000 data sheet.

Supply Sequencing Circuit

Figure 22 shows a simple and effective way to achieve sequencing of two different output voltages, 3.3 V and 5 V, in a mixed supply voltage system. In most cases, these systems need careful sequencing for the supplies to avoid latchup.

At turn-on, D1 rapidly charges up C1 and enables the 5 V output. After a R2-C2 time constant delay, the 3.3 V output is enabled. At turn-off, D2 quickly discharges C2 and R3 pulls SID1 lbw, turning off the 3.3 V output first. After a R1-C1 time





Figure 22. Turn-On/Turn-Off Sequencing for Mixed Supply Voltages

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



-8- REV. 0