

# AN-1366 Application Note

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

# Using the ADP5070/ADP5071 to Create Positive and Negative Voltage Rails when

V<sub>OUT</sub> < V<sub>IN</sub> by Kevin Tompsett

#### INTRODUCTION

The ADP5070/ADP5071 are dual high performance dc-to-dc regulators that generate independently regulated positive and negative rails. Their input range of 2.85 V to 15 V supports a wide variety of applications. Start-up sequencing, precision enable, the ability to synchronize switching frequency, and a pin-selectable power switch slew rate to reduce switching noise make the ADP5070/ADP5071 very flexible power parts. The ADP5070/ADP5071 data sheets give detailed descriptions of how to design the positive rail in the boost topology and the negative rail as an

inverting buck boost. However, sometimes it is necessary to generate a positive voltage from an input that is less than the output voltage. Fortunately, the positive rail can easily be configured in the single-ended primary inductance converter (SEPIC) topology, which can generate an output voltage that is less than, equal to, or greater than the input for maximum flexibility. This application note provides appropriate design formulas and considerations for designing the ADP5070/ADP5071 in a SEPIC configuration.

# TABLE OF CONTENTS

Introduction	1
Revision History	2
Description of the SEPIC Topology	3
Limits to the Coupling Coefficient	3
Small Signal Analysis and Loop Compensation	3

### **REVISION HISTORY**

7/15—Revision 0: Initial Version

Power Component Stress	4
Output Filter	
ADP5070/ADP5071 Design Tool	
Conclusion	
References	

# **DESCRIPTION OF THE SEPIC TOPOLOGY**

The SEPIC is one of the least understood yet commonly used dc-to-dc converter topologies. For a SEPIC, the Q1 and Q2 switches operate in opposite phase from one another. Figure 1 shows the current flow diagram for the two different switch states.




Figure 1. Current Flow in a SEPIC Converter

It is not immediately obvious, but the transfer capacitor (C1) voltage is constant at approximately  $V_{\rm IN}$  with a small ripple. Figure 2 shows the idealized waveforms for a SEPIC. When Q1 is on, the voltage at SN2 is equal to  $-V_{\rm IN}$ . Thus, during the time that Q1 is on (Q2 is off), the voltage across both L1a and L1b is  $V_{\rm IN}$ , and when Q1 is off (Q2 is on), the voltage across both L1a and L1b and L1b is negative  $V_{\rm OUT}$ . Calculate the equilibrium dc conversion ratio by using Equation 1 and applying the principles of inductor volt-second balance. D is the duty cycle of the converter (the fraction of the switching cycle that Q1 is on).




Figure 2. Idealized SEPIC Waveforms

Q2 is replaced by a diode because these supplies are generally lower power analog supplies where an asynchronous controller is appropriate. L1a and L1b are coupled, which reduces current ripple in the inductors by a factor of 2 (see the Ćuk-Middlebrook paper cited in the References section), significantly reduces the complexity of the small signal model, and enables higher bandwidth by eliminating the SEPIC resonances calculated by Equation 2.

$$f_{SEPIC\_RESONANCE} = \frac{1}{2\pi\sqrt{(L1a + L1b)C1}}$$
(2)

### LIMITS TO THE COUPLING COEFFICIENT

Even though coupling the inductors has distinct advantages, it is undesirable for the coupling to be so tight that significant energy transfer results through the core. To avoid this situation, the designer must ensure that the magnitude of the complex impedance of C1 is less than a tenth that of the impedance of the leakage inductance ( $L_{LKG}$ ) plus the dc resistance (DCR) of a single winding.

Equation 3 designates this inequality. The leakage inductance of  $L_{\rm l}$  ( $L_{\rm LKG}$ ) is calculated by Equation 4 and the coupling coefficient (K) generally found on coupled inductor data sheets.  $L_{\rm M}$  is the measured self inductance that appears in the ADP5070/ADP5071 data sheet.

$$|Z_{CI}| = \sqrt{ESR_{CI}^{2} + \left(\frac{1}{2\pi C_{CI}f_{SW}}\right)^{2}} \le \frac{|Z_{L_{LKG_{LI}}}|}{10} = \frac{\sqrt{DCR_{LI}^{2} + 2\pi L_{L_{LKG_{LI}}}}}{10}$$
(3)

$$L_{LKG} = L_M(1 - K)/K \tag{4}$$

# SMALL SIGNAL ANALYSIS AND LOOP COMPENSATION

A complete small signal analysis of the SEPIC is beyond the scope of this application note; however, the equations provided in this application note allow the designer to compensate the design correctly. The ADP5070/ADP5071 design tool uses a more complete model, which is more accurate than the one provided in this application note but much more complicated.

In their paper, Ćuk and Middlebrook (see the References section) show that a coupled inductor, from both a small signal and a large signal perspective, behaves like an inductor with twice its single winding inductance value and without the SEPIC resonances. Therefore, analysis in this application note uses the effective inductance, that is, twice the single winding inductance value that appears on coupled inductor data sheets.

The first step in compensating a SEPIC is to choose an achievable target crossover frequency. Like most boost and buck boost topologies, the SEPIC has a right half plane zero (RHP) calculated by Equation 5. A RHP has the dual effect of adding gain, like a zero, and subtracting phase, like a pole. Therefore, the converter must be compensated for a crossover frequency that is a maximum of one fifth the frequency of the RHP ( $f_{\rm RHP}$ ).

## AN-1366

The SEPIC has an additional resonance caused by the leakage inductance ( $L_{LKG}$ ) and transfer capacitance (C1) that occur at  $f_{RES}$ . This resonance is generally well damped by the DCR of the inductors, but it can introduce significant phase lag. Therefore, it is good practice to cross over at least a decade before it. In addition, a current mode controller with standard Type II compensation is used; thus, the maximum achievable crossover frequency is approximately one tenth the switching frequency. Therefore, choose target  $f_C$  as the minimum of these three constraints, as shown in Equation 7.

$$f_{RHP} = \frac{R_{LOAD} D_{Q2}^{I.5}}{L \times D_{QI}}$$
(5)

$$f_{RES} = \frac{1}{2\pi\sqrt{L_{LKG}CI}} \tag{6}$$

$$f_{C} = Minimum\left(\frac{f_{RHP}}{5}, \frac{f_{RES}}{10}, \frac{f_{SW}}{10}\right)$$
(7)




Figure 3. Block Diagram Showing Power Stage and Compensation Components

The compensation values in Figure 3 are calculated by Equation 8. Because it is assumed that ceramic output capacitors are used, select 10 pF as  $C_{C2}$ .

$$C_{C2} = -C_{C2} + \sqrt{\frac{V_{REF}^2 G_M^2 A_C^2}{4\pi^2 V_{OUT}^2} \left(\frac{1}{f_P^2} + \frac{1}{f_C^2}\right) - C_{C2}^2 \left(\frac{1}{2} + \frac{f_C^2}{f_P^2}\right)}$$
(8)

$$R_{C1} = \frac{1}{2\pi f_P C_{CI}} \tag{9}$$

where  $f_p$  is the approximate dominant pole for the current mode converter.

$$f_P = \frac{(1+D_{ON})}{(C_{OUTI})R_{LOAD}}$$
(10)

 $A_{\rm C}$  is the magnitude of the open loop converter gain at the crossover frequency  $f_{\rm c}{:}$ 

$$A_{C} = \frac{F_{M}}{2D_{ON}D_{OFF}\left(1 + \frac{F_{M}V_{OUT}(1 + D_{ON})}{D_{ON}D_{OFF}^{2}R_{LOAD}}\right)} \sqrt{1 + \left(\frac{f_{C}}{f_{P}}\right)^{2}}$$
(11)

 $M_C$  and  $F_M$  are terms derived from a thesis by Ridley (see the References section) on current mode control.

$$M_C = 1 + \frac{V_{RAMP\_SLOPE}LI}{V_{IN}}$$
(12)

$$F_M = \frac{Llf_{SW}A_{CS}}{4M_C V_{IN}} \tag{13}$$

where:

$$\begin{split} V_{RAMP\_SLOPE} \text{ and } A_{CS} \text{ are fixed constants within the chip.} \\ V_{RAMP\_SLOPE} &= 300000 \text{ (ADP5070)} \\ V_{RAMP\_SLOPE} &= 600000 \text{ (ADP5071)} \end{split}$$

 $A_{CS} = 0.1538 \text{ (ADP5070)}$ 

## $A_{CS} = 0.072 \text{ (ADP5071)}$

#### **POWER COMPONENT STRESS**

As is often the case, a 30% ripple in the inductors generally results in a reasonable value (see Equation 15). However, with large step-down ratios, it is more optimal to increase this ripple percentage in the input inductor to 50% or 60%.

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN}}$$
(into each inductor, L1a and L2a) (14)


$$\Delta I_L = 0.3 I_{IN} \tag{15}$$

$$I_{PKL1a} = I_{IN} + \frac{\Delta I_L}{2} \tag{16}$$

$$I_{PKL1b} = I_{OUT} + \frac{\Delta I_L}{2} \tag{17}$$

$$LI = \frac{V_{IN} \times V_{OUT}}{(V_{IN} + V_{OUT}) f_{SW} \Delta I_L}$$
(18)

Figure 4 shows the currents in the FET switch (Q1) and Q2. It also shows the dc components of the switch current. The peak currents depend on the ripple chosen in Equation 15.



Calculating the switching loss in the primary switch Q1 is beyond the scope of this application note. Note that in many cases, the switching loss can be large because the voltage swing the switch sees is large ( $\sim V_{IN} + V_{OUT}$ ) and so are the currents (see Figure 4).

The peak-to-peak output voltage ripple on the output is  $(\Delta V_{RIPPLE\_SEPIC})$  and is approximated by

$$\Delta V_{RIPPLE\_SEPIC} \approx \frac{I_{OUT} D_{ON}}{f_{SW} C_{OUTI}} + ESR_{C_{OUTI}} \times I_{OUT} (1 - D_{ON}) (19)$$

The value of the current through the capacitor

 $(I_{RMS_C_{OUT} SEPIC})$  is

$$I_{RMS\_C_{OUT}\_SEPIC} = \frac{I_{OUT}D_{ON}}{(1-D_{ON})} \sqrt{1 + \left(\frac{1}{3}\right) \left(\frac{\Delta I_L(1-D_{ON})}{2I_{OUT}}\right)^2}$$
(20)

Choose the ripple on C1 for around 5% of  $V_{\mbox{\scriptsize IN}}.$ 

$$V_{RIPPLE_{CI}} = \frac{(1 - D_{ON})I_{IN}}{f_{SW}CI} + I_{IN}ESR_{CI}$$
(21)

$$V_{RIPPLE\_Cx} = \frac{(1 - D_{ON})I_{IN}}{f_{SW}CI} + I_{IN}ESR_{CI}$$
(22)

It is important to consider  $I_{RMS}$  ratings when choosing C1 because the current through it is large.

Because Q2 is a diode, there are several considerations to make when choosing a component. The  $V_{DS\_MAX}$  must be rated to at least  $V_{IN} + V_{OUT}$ . The continuous current must be at least 1/3 the peak current to be seen. As expected, the average current through the diode is  $I_{OUT}$ . In addition, the package must be able to handle  $I_{OUT}$  in the thermal environment of the application.

#### **OUTPUT FILTER**

As dual rail converters, the ADP5070/ADP5071 are typically used for analog power supplies, which often require very low output ripple. The output current of a SEPIC is discontinuous, unlike the input current of a buck converter. This results in a step change in the current into the output capacitors. These switching spikes are not well attenuated even by ceramic capacitors because of their inductance. The ADP5070/ADP5071 have a pin-selectable slew rate. This helps reduce the appearance of switch spikes by slowing down the switch transition. However, it is often necessary to put a small, damped output pi filter on the output of the SEPIC winding.




Figure 5. Schematic of the Output Filter

Although this filter affects the small signal model, this issue is not fully discussed in this application note. As long as the damping resistor is chosen according to Equation 23 and Equation 24, and the converter is designed to crossover at a tenth of  $\omega_0$  or less, no instability is caused by the pi filter.

Choose  $C_{OUT1}$  to be around 2% of the output ripple and  $C_{OUT2}$  to be at least the value of  $C_{OUT1}$ . A good value for  $L_{FILT}$  is generally 1  $\mu$ H; set Q<sub>0</sub> to 1.

$$\omega_o = \sqrt{\frac{2\left(C_{OUTI} + C_{OUT2}\right)}{\left(L_{FILT} \times C_{OUT1} \times C_{OUT2}\right)}}$$
(23)

$$R_{FILT} = \frac{\left(R_{LOAD}L_{FILT}\left(C_{OUTI} + C_{OUT2}\right) - \frac{L_{FILT}}{Q_0\omega_0}\right)}{\frac{R_{LOAD}\left(C_{OUT1} + C_{OUT2}\right)}{Q_0\omega_0} - L_{FILT}C_{OUT1}}$$
(24)

$$\sqrt{\frac{(1-D_{ON})}{3} \left(I_{PKLIa}^{2} + I_{PKLIa} \left(I_{IN} - \frac{\Delta I_{L}}{2}\right)^{*} \left(I_{IN} - \frac{\Delta I_{L}}{2}\right)^{2}\right) + \left(\frac{D_{ON}}{3} \left(I_{PKLIb}^{2} + I_{PKLIb} \left(I_{OUT} - \frac{\Delta I_{L}}{2}\right)^{*} \left(I_{OUT} - \frac{\Delta I_{L}}{2}\right)^{2}\right)}$$
(25)

## ADP5070/ADP5071 DESIGN TOOL

The ADP5070/ADP5071 ADIsimPower<sup>\*\*</sup> design tool is a fully integrated Microsoft Excel<sup>\*</sup>-based designer for the ADP5070/ ADP5071 devices. For the positive output, the tool automatically chooses a boost or a SEPIC topology. The negative rail always uses the inverting buck boost topology. Once the user has enabled macros (which may require a change of the security settings in Excel), the **Basic Setings** dialog box appears. It can also be found by clicking the **Find Solution** button. In the dialog box, enter the voltages and currents required for the design and choose whether to optimize for cost, loss, or size.

If the **View Solution** button is clicked, the design tool outputs a complete, optimized design. This includes a costed bill of materials (BOM) with compensation values, an accurate, tested efficiency plot across load, a plot of power loss across load, a full load Bode plot, performance parameters, component stresses, and power dissipation for every component. In addition, the **Build Your Design** tab provides the same BOM, but with the components arranged to fit on the blank demo board listed in the BOM and any extra components required to configure the demo board.

Additional customization tools are available in the **Advanced Settings** dialog box. Here, the user can select parameter specifications for output voltage ripple, current, transient response, optional output filter usage, an external undervoltage lockout (UVLO), and more. A more in-depth description of the functionality of these options is provided in the **Program Details** dialog box, available by clicking the **Program Details** button found on the **Basic Settings** dialog box.

Among the most powerful features of this tool are the component buttons found on the **User Interface** tab. This functionality gives the user the ability to change each component individually to fully customize the design.

Each of the components in the drop down list has been preselected from a database of thousands of components to produce a functional design and is sorted according to the optimization chosen in the **Basic Settings** dialog box. The components must be selected in order from top to bottom because there are dependencies between the different components.

Devices     Million       IC Selected: Automatic     Part Select       Part Select     Automatic   Boost Inverter
Part Select Automatic 💌 Boost Inverter
COMUNITARIA.
Ambient Temp (max) 55 Deg C Vin(min) 55 V Vin(min) 55 V
55 55 55 55 55 55 55 55 55 55 55 55 55
1001 A 1002 A
Submit/Run         Advanced Settings         Reset Defaults         Preferred Vendors         Program Details         Disclaimers and Warnings         Cancel
Figure 6. Basic Settings Dialog Box
Advanced Settings ADP507x
TED Chip 2
Maximum Height 100 mm v mm Boost Inverter
Package Preference Any Vout Ripple (no LDO) 2 % = 300 mVppk Vout Ripple (no LDO) 0.01 % = 1.5 mVppk
ALL MLCC capacitors V Istep 30 V % = 0.03 Apk Istep 30 V % = 0.03 Apk
Shielded inductor         V         Vstep (no LDO)         5         % = 750 mVpk         Vstep (no LDO)         5         % = 750 mVpk
Frequency Sync No external CLK  Enable/UVLO Setting UVLO from Vin  Enable/UVLO Setting UVLO from Vin
Frequency Select Auto Frequency ▼ UVLO Rail 5 V UVLO Rail 5 V
Switching Frequency 100 kHz (max 2600 kHz) UVLO Threshold 90 V % = 4.95 V UVLO Threshold 90 V % = 4.95 V
Soft Start Time Automatic V UVLO (Rising) 5 V UVLO (Rising) 5 V
Slew rate Control Fast (highest effic ▼ UVLO (Falling) 4.6 V UVLO (Falling) 4.6 V
Second Stage Filter
Submit & Goto Basic         Reset Defaults         Preferred Vendors         Program Details         Disclaimers and Warnings         Cancel

Figure 7. Advanced Settings Dialog Box

### CONCLUSION

In conclusion, the ADP5070/ADP5071 devices provide an inexpensive and robust way to create dual rails using only one controller. The ADIsimPower design tool allows complete customization of the design and can be relied on to create robust dual rail designs quickly.

#### REFERENCES

- Ćuk, Slobodan and R.D. Middlebrook. "Coupled-Inductor and Other Extensions of a New Optimum Topology Switching DC-DC Converter." *Advances in Switched-Mode Power Conversion*, Volumes I and II. Irvine, CA: Tesla Co., 1983.
- Ridley, Dr. Ray. A New Continuous-Time Model for Current-Mode Control. Bradenton, FL: Ridley Engineering, 1990.



©2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. AN13322-0-7/15(0)

Rev. 0 | Page 7 of 7