

# ADPA7002-EVALZ User Guide UG-1639

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

### Evaluating the ADPA7002 GaAs, pHEMT, MMIC, 1/2 W, 18 GHz to 44 GHz, Power Amplifier

#### **FEATURES**

2-layer Rogers 4350 evaluation board with heat sink End launch, 2.9 mm, RF connectors Through calibration path

#### **EQUIPMENT NEEDED**

RF signal generator RF spectrum analyzer RF network analyzer 5 V, 1 A power supply –1.5 V/100 mA power supply

#### **EVALUATION KIT CONTENTS**

2-layer Rogers 4350 evaluation board with heat sink

#### **GENERAL DESCRIPTION**

The ADPA7002-EVALZ evaluation board consists of a two-layer printed circuit board (PCB) fabricated from 10 mil thick, Rogers 4350 copper clad mounted to an aluminum heat sink. The heat sink assists in providing thermal relief to the device, as well as mechanical support to the PCB. Mounting holes on the heat sink allow attachment to larger heat sinks for improved thermal management. The RFIN and RFOUT ports are populated by 2.9 mm, female coaxial connectors and their respective RF traces are of 50  $\Omega$  characteristic impedance. The board is populated with components suitable for use over the entire operating temperature range of the device. To calibrate out board trace losses, a through calibration path is provided between J3 and J4. J3 and J4 must be populated with RF connectors to use the through calibration path. Power, ground, gate control voltages, and the detector output voltages are accessed through two 8-pin headers (see Table 1 for header pinout).

The RF traces are 50  $\Omega$ , grounded coplanar waveguide. The package ground leads and the exposed paddle directly connect to the ground plane. Multiple vias are used to connect the top and bottom ground planes, with particular focus on the area directly beneath the ground paddle, in order to provide adequate electrical conduction and thermal conduction to the heat sink.

The power supply decoupling capacitors on the evaluation board represent the configuration used to characterize and qualify the device. There can be scope to reduce the number of capacitors, but this varies from system to system. It is recommended to remove or combine the largest capacitors that are farthest from the device first.

#### **EVALUATION BOARD PHOTOGRAPHS**




Figure 1. ADPA7002-EVALZ Top Side



Figure 2. ADPA7002-EVALZ Bottom Side

For full details on the ADPA7002, see the ADPA7002 data sheet, which should be consulted in conjunction with this user guide when using these evaluation boards.

# ADPA7002-EVALZ User Guide

## TABLE OF CONTENTS

| Features                     | 1 |
|------------------------------|---|
| Equipment Needed             | 1 |
| Evaluation Kit Contents      | 1 |
| General Description          | 1 |
| Evaluation Board Photographs | 1 |
| Revision History             | 2 |

### **REVISION HISTORY**

| 12/2019—Rev. 0 to Rev. A                         |
|--|
| Changed 20 GHz to 44 GHz to 18 GHz to 44 GHz and |
| ADPA7002AEHZ to ADPA7002 Throughout              |
| Change to Table 2 4                              |

| Evaluation Board Hardware3              |
|---|
| Operating the ADPA7002-EVALZ            |
| Through Calibration Path—Data and Plot4 |
| Evaluation Board Schematic5             |
| Ordering Information                    |
| Bill of Materials6                      |

11/2019—Revision 0: Initial Version

### **EVALUATION BOARD HARDWARE** OPERATING THE ADPA7002-EVALZ

A 5 V, 1 A power supply is required to provide the main bias to the evaluation board. The 5 V power supply must be connected in parallel to all of the VDDx lines (VDD1, VDD2, VDD3, and VDD4) through the J5 and J6 headers. In addition, a 0 V to -1.5 V, 100 mA power supply is required to provide the required gate control voltage. The -1.5 V power supply must be connected in parallel to the two VGG1 lines through the J5 and J6 headers.

#### Power-Up

Use the following biasing sequence during power-up:

- 1. Connect GND to RF and dc ground.
- 2. Initially, set all of the gate voltages and drain voltages (VGG1, VGG2, VDD1, VDD2, VDD3, and VDD4) to 0 V.
- 3. Set the VGG1 and VGG2 voltages to -1.5 V.
- 4. Set all the drain bias voltages, VDDx, to 5 V.
- 5. Increase the VGG1 and VGG2 voltages to achieve a quiescent drain current ( $I_{DQ}$ ) of 700 mA.
- 6. Apply the RF signal.

#### Power-Down

Use the following biasing sequence during power-down:

- 1. Turn off the RF signal.
- 2. Decrease the VGG1 and VGG2 voltages to -1.5 V to achieve  $I_{DQ} = 0$  mA (approximately).
- 3. Decrease all drain bias voltages, VDDx, to 0 V.
- 4. Decrease the VGG1 and VGG2 voltages to 0 V.




Figure 3. ADPA7002-EVALZ Assembly Drawing (J3 and J4 Not Installed)

| Connector <sup>1</sup> | Header Pin | ADPA7002 Mnemonic   |
|------------------------|------------|---|
| J5                     | 1          | V <sub>REF</sub>  |
| J5                     | 2          | $V_{REF1}$ ( $V_{REF}$ connected via a 100 k $\Omega$ resistor)       |
| J5                     | 3, 5, 7    | GND   |
| J5                     | 4          | V <sub>DD3</sub>  |
| J5                     | 6          | V <sub>DD1</sub>  |
| J5                     | 8          | V <sub>GG1</sub>  |
| J6                     | 1          | $V_{DET1}$ (V <sub>REF</sub> connected via a 100 k $\Omega$ resistor) |
| J6                     | 2          | V <sub>DET</sub>  |
| J6                     | 3          | V <sub>DD4</sub>  |
| J6                     | 4, 6, 8    | GND   |
| J6                     | 5          | V <sub>DD2</sub>  |
| J6                     | 7          | V <sub>GG1</sub>  |
| J3 to J4               |            | THRU_CAL (through calibration path)                                   |

### Table 1. J5 and J6 Header Connections to ADPA7002

<sup>1</sup> See Figure 5 for details.

# ADPA7002-EVALZ User Guide

### **THROUGH CALIBRATION PATH**

Figure 4 shows the plot of the data in Table 2 of the through calibration path (J3 to J4). See Figure 5 for the evaluation board schematic.





Figure 4. Insertion Loss and Return Loss of Through Calibration Path

# Table 2. Insertion Loss and Return Loss of ThroughCalibration Path

| Frequency (GHz) | Insertion Loss (dB) |
|-----------------|---------------------|
| 18              | -1.1                |
| 20              | -1.2                |
| 22.5            | -1.3                |
| 25              | -1.4                |
| 27.5            | -1.6                |
| 30              | -1.8                |
| 32.5            | -1.9                |
| 35              | -2.1                |
| 37.5            | -2.1                |
| 40              | -2.6                |
| 42.5            | -2.5                |
| 45              | -3                  |

## **EVALUATION BOARD SCHEMATIC**



### ORDERING INFORMATION BILL OF MATERIALS

#### Table 3.

| <b>Reference Designator</b> | Description  | Manufacturer           | Device Number          |
|-----------------------------|--|------------------------|------------------------|
| C1 to C6                    | 100 pF capacitors, ceramic   | Kemet                  | C0402C101J5GACT<br>U   |
| C7 to C12                   | 0.01 μF capacitors, multilayer, ceramic, XR7                       | Kemet                  | C0603C103K5RECA<br>UTO |
| C13 to C18                  | 4.7 μF capacitors, tantalum  | AVX                    | TAJA475K020RNJ         |
| J3, J4                      | Connectors, K jack edge, do not insert (DNI)                       | SRI Connector Gage Co. | 25-146-1000-92         |
| J5, J6                      | Connectors, PCB header, vertical, dual row, 8-position, 2 mm pitch | Molex                  | 87759-0814             |
| R1, R2                      | 100 K resistors, thick film chip                                   | Panasonic              | ERJ-2GEJ104X           |
| RFIN, RFOUT                 | Connectors K jack edge   | SRI Connector Gage Co. | 25-146-1000-92         |
| U1                          | GaAs, pHEMPT, MMIC, ½ W, 18 GHz to 44 GHz, power amplifier         | Analog Devices         | ADPA7002               |
| Not Applicable              | Aluminum heat sink (see Figure 2)                                  | Not applicable         | Not applicable         |
|                             | Dimensions of heat sink: 2.51 inch $\times$ 1.9 inch               |                        |                        |



#### ESD Caution

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with is principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS, IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL, ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. UG21457-0-12/19(A)



www.analog.com

Rev. A | Page 6 of 6