			-									REVIS	SIONS								
			-	LT	R				DESC	RIPTI	ON				D	ATE			APPR	OVED	
																			543	s 🖬	
																		75	18		
																			Цų	άŝ.	
																				ЭĿ	
Drenered					1.04													n dan it	المراجع		
Prepared i	in accord				+.24		1	1			1	1		1	1		ve			awing	
REV																					
PAGE																					
REV																					
PAGE																					
REV STAT		REV							_					40		40	40				
		PAG	r		1	2	3	4	5	6	7	8	9	10	11	12	13	14			
PMIC N/A				PARE														RITIN 218-3			
												<u>ht</u>						andN			
Original da		wing		CKED							TIT	LE									
	-MM-DD			JESH								ROC								IVE	
			ROVE /IES R			YER) MHz NOL					SWI	TCH	,			
			017	76	005		-				-	G NO.		SIL		4					
			SIZ A		COL	יב וטצ	NT. N	0. 236				G NU.		١	/62	2/21	60	1			
				•			104	200						1			00	•			
RE			REV								PAG	BE 1	OF	14							

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance nonreflective 100 MHz to 44 GHz, single pull double throw (SPDT) switch microcircuit, with an operating temperature range of -55°C to +105°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/21601</u> -	<u>01</u>	¥	Ę
Drawing	Device type	Case outline	Lead finish
number	(See 1.2.1)	(See 1.2.2)	(See 1.2.3)
1.2.1 Device type(s).			
Device type	Generic		Circuit function
01	ADRF5026	Nonrefle	ctive 100 MHz to 44 GHz, SPDT switch
1.2.2 <u>Case outline(s)</u> . The case outline	(s) are as specified herein.		

<u>Outline letter</u>	<u>Number of pins</u>	JEDEC PUB 95	Package style
Х	20	See figure 1	Land grid array (LGA)

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
A B	Hot solder dip Tin-lead plate
C	Gold plate
DE	Palladium Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21601	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 2	

1.3 Absolute maximum ratings. 1/

Positive supply voltage range (V _{DD})	-0.3 V to +3.6 V
Negative supply voltage range (VSS)	-3.6 V to +0.3 V
Digital control inputs:	
Voltage	-0.3 V to V _{DD} + 0.3 V
Current	
RF input power $2/$ (100 MHz to 40 GHz at TCASE = 85°C $3/$)	
Insertion loss path	26 dBm
Isolation path	25 dBm
Hot switching	25 dBm
Junction temperature range (TJ)	135°C
Storage temperature range (TSTG)	
Reflow temperature	+260°C
Thermal resistance, junction to case (θ JC):	
Through path	423°C/W
Terminated path	241°C/W
Electrostatic discharge (ESD) rating:	
Human body model (HDM) :	
RFC, RF1, RF2 pins	
Digital pins	
Charged body model (CDM)	1250 V
1.4 <u>Recommended operating conditions</u> . <u>4</u> /	
Positive supply voltage (Voo)	+3 3 V

Positive supply voltage (V _{DD})	. +3.3 V
Negative supply voltage (Vss)	3.3 V
Case temperature range (Tc)	55°C to +105°C

^{4/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/21601
		REV	PAGE 3

<u>1</u>/ Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2/} For power derating versus frequency, see figure 4 and figure 5. This power derating is applicable for insertion loss path, isolation path, and hot switching power specifications.

 $[\]underline{3}$ / For 105°C operation, the power handling degrades from the TCASE = 85°C specification by 3 dB.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at https://www.jedec.org.)

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 <u>Functional block diagram</u>. The functional block diagram shall be as shown in figure 3.

3.5.4 Power rating versus low frequency graph. The power rating versus low frequency graph shall be as shown in figure 4.

3.5.5 Power rating versus high frequency graph. The power rating versus high frequency graph shall be as shown in figure 5.

3.5.6 RFC, RF1, RF2 Interface schematic circuits. The RFC, RF1, RF2 interface schematic circuit shall be as shown in figure 6.

3.5.7 CTRL, EN Interface schematic circuits. The CTRL, EN interface schematic circuit shall be as shown in figure 7.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21601		
COLUMBUS, OHIO	A	16236			
		REV	PAGE 4		

Test	Symbol	Conditions <u>2</u> /	Temperature, TC	Device type	Lir	Unit	
					Min	Max	
Frequency range			-55°C to +105°C	01	100	44,000	MHz
Insertion loss (IL)			•				
Between RFC and		100 MHz to 18 GHz	+25°C	01	1.2 t	ypical	dB
RF1/RF2		18 GHz to 26 GHz			1.7 t	ypical	
		26 GHz to 35 GHz			2.2 t	ypical	
		35 GHz to 40 GHz			2.4 t	ypical	
		40 GHz to 44 GHz <u>3</u> /			3.8 t		
Return loss (RL)		·	·				•
RFC and RF1/RF2 (on)		100 MHz to 18 GHz	+25°C	01	1 22 typical		dB
		18 GHz to 26 GHz			12 t <u>y</u>	ypical	
		26 GHz to 35 GHz			9 ty	pical	
		35 GHz to 40 GHz			10 t <u>y</u>	ypical	
		40 GHz to 44 GHz <u>3</u> /			7 ty	pical	
RFC and RF1/RF2 (off)		100 MHz to 18 GHz	+25°C	01	23 ty	ypical	dB
		18 GHz to 26 GHz			23 t	ypical	
		26 GHz to 35 GHz			21 t	ypical	
		35 GHz to 40 GHz			13 t	ypical	
		40 GHz to 44 GHz <u>3</u> /			12 t <u>y</u>	ypical	
Isolation		·	·				•
Between RFC and		100 MHz to 18 GHz	+25°C	01	55 ty	ypical	dB
RF1/RF2		18 GHz to 26 GHz			53 t	ypical	1
		26 GHz to 35 GHz			53 t	ypical	1
		35 GHz to 40 GHz			50 t <u>y</u>	ypical	1
		40 GHz to 44 GHz			45 t	ypical	1

TABLE I. Electrical performance characteristics. 1/

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21601		
COLUMBUS, OHIO	A	16236			
		REV	PAGE 5		

Test	Symbol	Conditions <u>2</u> /	Temperature, TC	Device type	Lir	Limits	
					Min	Max	
Isolation – continued.		•					
Between RF1and RF2		100 MHz to 18 GHz	+25°C	01	63 ty	/pical	dB
		18 GHz to 26 GHz			60 ty	/pical	
		26 GHz to 35 GHz			60 ty	/pical	
		35 GHz to 40 GHz			63 ty	/pical	
		40 GHz to 44 GHz			55 ty	/pical	
Switching characteristics							-
Rise and fall times	tRISE, tFALL	10% to 90% of RF output	+25°C	01	3 ty	pical	ns
On and off time	tON, tOFF	50% of triggered VCTRL to 90% of RF output	+25°C	01	14 ty	/pical	ns
RF settling time 0.1 dB		50% of triggered VCTRL to 0.1 dB of final RF output	+25°C	01	40 ty	/pical	ns
RF settling time 0.05 dB		50% of triggered V _{CTRL} to 0.05 dB of final RF output	+25°C	01	45 ty	/pical	ns
Input linearity		100 MHz to 40 GHz					
1 dB compression	P1dB		+25°C	01	27 ty	/pical	dBm
Third order intercept	IP3	Two tone input power = 12 dBm each tone, Δf = 1 MHz	+25°C	01	53 ty	vpical	dBm
Supply current		VDD and VSS pins					
Positive	IDD		+25°C	01	2 ty	pical	μA
Negative	Iss		+25°C	01	100 t	ypical	μA

TABLE I. Electrical performance characteristics - Continued. 1/

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21601	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 6	

Test Symbol		Conditions <u>2</u> /	Temperature, Tc	Device type	Limits		Unit
					Min	Max	
Digital control inputs		CTRL and EN pins	·				
Low voltage	VINL		-55°C to +105°C	01	0	0.8	V
High voltage	VINH		-55°C to +105°C	01	1.2	3.3	V
Low and high current	linl, linh		+25°C	01	1 ty	pical	μA
Recommended operating	conditions	1			L		1
Positive supply voltage	VDD		-55°C to +105°C	01	3.15	3.45	V
Negative supply voltage	Vss		-55°C to +105°C	01	-3.45	-3.15	V
Digital control voltage	Vctrl, Ven		-55°C to +105°C	01	0	VDD	V
RF input power (PIN) <u>4</u> /		f = 100 MHz to 40 GHz, TCASE =	+85°C <u>5</u> /				
Insertion loss path		RF signal is applied to RFC or through connected RF1/RF2	-55°C to +85°C	01		24	dBm
Isolation path		RF signal is applied to terminated RF1/RF2	-55°C to +85°C	01		24	dBm
Hot switching		RF signal is present at RFC while switching between RF1 and RF2	-55°C to +85°C	01		24	dBm

TABLE I. Electrical performance characteristics - Continued. 1/

- <u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- <u>2</u>/ Unless otherwise specified, VDD = 3.3 V, VSS = -3.3 V, CTRL pin voltage (VCTRL) = EN pin voltage (VEN) 0 V or VDD, and TCASE = 25°C in a 50 Ω system.
- 3/ Impedance matching on RF transmission lines improves high frequency performance. Refer to the manufacturer's data sheet for more information
- 4/ For power derating vesus. frequency, see figure 6 and figure 7. This power derating is applicable for insertion loss path, isolation path, and hot switching power specifications.
- 5/ For 105°C operation, the power handling degrades from the TCASE = 85°C specification by 3 dB.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21601
COLUMBUS, OHIO	A	16236	
		REV	PAGE 7






FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21601
COLUMBUS, OHIO	A	16236	
		REV	PAGE 8

Case X - continued

	Dimensions					
Symbol	Inches		Millimeters			
	Minimum	Nominal	Maximum	Minimum	Nominal	Maximum
А	.027	.028	.030	0.676	0.726	0.776
A1	.021 REF				0.530 REF	
A2	.006	.008	.009	0.156	0.196	0.236
b	.006	.008	.010	0.15	0.20	0.25
D/E	.114	.118	.122	2.90	3.00	3.10
E1	.055	.060	.063	1.40	1.50	1.60
E2		.029 REF	.029 REF 0.75 REF			
е	.016 BSC		e .016 BSC 0.40 BSC			
e1	.063 REF			1.60 REF		
s	.008 .010 .012 0.20 0.1			0.25	0.30	
s1	.005 REF				0.13 REF	

NOTES:

- 1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
- 2. For proper connection of the exposed pads, refer to the pin configuration and function descriptions section of the manufacturer's data sheet.

FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21601	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 9	

Device type		01
Case outline		Х
Terminal number	Terminal symbol	Description
1	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
2	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
3	RFC	RF Common Port. This pin is dc-coupled to 0 V and ac matched to 50 Ω . No dc blocking capacitor is necessary when the RF line potential is equal to 0 V dc. See figure 6 for the interface schematic.
4	GND	Ground. These pins must be connected to the RF and dc ground of the printed circuit board (PCB).
5	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
6	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
7	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
8	RF1	RF1 Port. This pin is dc-coupled to 0 V and ac matched to 50 Ω . No dc blocking capacitor is necessary when the RF line potential is equal to 0 V dc. See figure 6 for the interface schematic.
9	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
10	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
11	Vdd	Positive supply voltage.
12	CTRL	Control Input Voltage. See figure 7 for the interface schematic.
13	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
14	EN	Enable input voltage. See figure 7 for the interface schematic.
15	VSS	Negative supply voltage.
16	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
17	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
18	RF2	RF2 Port. This pin is dc-coupled to 0 V and ac matched to 50 Ω . No dc blocking capacitor is necessary when the RF line potential is equal to 0 V dc. See figure 6 for the interface schematic.
19	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.
20	GND	Ground. These pins must be connected to the RF and dc ground of the PCB.

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21601
COLUMBUS, OHIO	A	16236	
		REV	PAGE 10




FIGURE 3. Functional block diagram.




FIGURE 4. Power rating versus low frequency graph.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/21601
		REV	PAGE 11




FIGURE 5. Power rating versus high frequency graph.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/21601
		REV	PAGE 12




FIGURE 6. RFC, RF1, RF2 Interface schematic circuits




FIGURE 7. CTRL, EN Interface schematic circuits

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21601
COLUMBUS, OHIO	A	16236	
		REV	PAGE 13

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/</u>.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Mode of transportation and quantity	Top side marking	Vendor part number
V62/21601-01XE	24355	Cut tape, 500 units	6EP	ADRF5026SCCZ-EP
		Reel, 1500 units	6EP	ADRF5026SCCZ-EPR7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: 20 Alpha Road Chelmsford, MA 01824-4123

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/21601
		REV	PAGE 14