Engineer To Engineer Note



Technical Notes on using Analog Devices' DSP components and development tools Contact our technical support by phone: (800) ANALOG-D or e-mail: <u>dsp.support@analog.com</u> Or visit our on-line resources <u>http://www.analog.com/dsp</u> and <u>http://www.analog.com/dsp/EZAnswers</u>

ADSP-2106x EPROM Overlay Support with VisualDSP++ 2.0

Contributed by G.Ouellette

June 10, 2002

Introduction

Using external memory to store program code and data in overlays is a good way to reduce DSP system costs. Many applications efficiently run using overlays from SDRAM. To reduce system cost further, program code and data can be placed off chip in a boot EPROM or FLASH.

This note discusses the concept of EPROM overlay partitions ADSP-21065L DSP.

The following topics and examples are discussed:

- Overview of Memory Overlays
- Overview of Overlay Manager
- Overview of Boot Kernel
- EPROM Overlay Example

All of the code segments used in the following discussion are segments from the example program that appears at the end of this note.

Overview of Memory Overlays

Memory overlays provide support for applications whose code is too long to fit into internal memory of the processor. Program instructions and data are partitioned and stored in external memory until they are required for program execution. The partitions are referred to as memory overlays and the routines that call and execute them overlay managers.

Instructions can be placed in external memory ("live" space) and transferred, when needed, to internal memory ("run" space) for execution. Several overlays can be "run" (or execute) in a common location in internal memory, but only one can be in run space at a time. Overlay support is provided by the linker and is partially designed by the user in the linker description file (LDF). The LDF provides the linker with the direction on how to configure the overlays

as well as the information necessary for the overlay manager routine to load the overlays. The information provided by the linker includes the following constants:

_ov_startaddress_N _ov_endaddress_N _ov_size_N _ov_word_run_size_N _ov_word_live_size_N _ov_runtimestartaddress_N

Where N = the Overlay ID

Each overlay has a word size and an address associated with it, which the overlay manager uses to determine where the overlay resides and where it is executed.

Along with providing constants, the linker redirects overlay symbol references within your code to the overlay manager routine using a procedure linkage table (PLIT). The PLIT is essentially a jump table that executes user-defined code, and then jumps to the overlay manager. The linker replaces an overlay symbol reference (function call) with a jump to a location in the PLIT. The programmer defines the PLIT in the linker description file (LDF).

Overview of Overlay Manager

The overlay manager is a user defined routine that is responsible for loading a referenced overlay function into internal memory (run time space). This is done with the aid of the linker-generated constants and the PLIT commands. The linker-generated constants tell the overlay manager the address of the live overlay, where the overlay resides for execution, and the number of words in the overlay. The PLIT commands tell the overlay manager such information as which overlay is required and the run time address of the referenced symbol.

Copyright 2002, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or the use or application of customers' products or for any infringements of patents or rights of others which may result from Analog Devices assistance. All trademarks and logos are property of their respective holders. Information furnished by Analog Devices Applications and Development Tools Engineers is believed to be accurate and reliable, however no responsibility is assumed by Analog Devices regarding the technical accuracy and topicality of the content provided in all Analog Devices' Engineer-to-Engineer Notes.



Overview of Boot Kernel

The ADSP-21065L is configured by default to load 256 words of 48-bit width (instruction size) after reset by DMA. DMA channel 8 is initialized for the ADSP-21065L. The ADSP-21065L DMA settings for EPROM booting can be taken from table 1.

DMA Channel 8		ADSP-21065L
SYSCON		0x0000 0020
II6	IIEP0	0x8000
IM6	IMEP0	0x1
C6	CEP0	0x100
EI6	EIEP0	0x8000 0000*
EM6	EMEP0	0x1
DMAC6	ECEP0	0x600
IRQ Vector		0x8040

* 0x20000 for Rev 0.1

Table 1. DMA settings for EPROM booting

After RESET, the core processor is held in an IDLE mode until 256 words have been loaded in. The core processor will start execution of the just loaded boot kernel.

Beginning from *Start_Loader* some required registers are set, external memory accesses are setup and wait states are initialized. Having completed the set-up, the DMA engine is used to fetch 48-bit words from the EPROM.

Having determined the offset to find the start address of the boot section for this processor, the DMA parameters are set up to read data word by word. Each 48-bit word is transferred into address 0x8004 for dispatching. As the image in the EPROM contains program memory code sections and data memory sections, a 16-bit initialization tag is placed before each block. The initialization headers are organized as shown below:

Tag Number		Initialization Type	
0	0x0	FINAL INIT	
1	0x1	ZERO DM16	
2	0x2	ZERO DM32	
3	0x3	ZERO DM40	
4	0x4	INIT DM16	
5	0x5	INIT DM32	

6	0x6	INIT DM40
7	0x7	ZERO PM16
8	0x8	ZERO PM32
9	0x9	ZERO PM40
10	0xA	ZERO PM48
11	0xB	INIT PM16
12	0xC	INIT PM32
13	0xD	INIT PM40
14	0xE	INIT PM48

Table 2. Section Initialization Headers

Any initialization of 48-bit PM memory uses a write with the PX register set to zero. The kernel enters a loop, which reads one 48-bit word from the EPROM and writes the appropriate width value to memory.

EPROM Overlay Example

The tools shipped with VisualDSP aren't currently equipped to handle EPROM overlays. When trying to specify the live location of the overlay in EPROM space (0x8000 0000), the linker generates an error. The linker isn't capable of determining the live address on the EPROM because it is user defined.

To work around this limitation, the kernel has been modified. Any initialization of 48-bit PM memory (INIT PM48), the kernel performs a check to identify if the 48-bit PM data is to be loaded into 48-bit external memory. Following this, a check has been added to determine if the external memory is in fact in EPROM space (0x8000 0000). However, as noted above, the linker is unable to generate the live location of the overlay in EPROM space. It is up to the programmer to alert the kernel of the presence of a EPROM overlay.

As an example, the kernel has been modified as follows:

```
pm48_init:
    r13 = 0x20000;
    r13=r3-r13;
    if ge jump pm48_externalMemoryInit;
    I8=R3;
    LCNTR=R2,D0 pm48_init_loop UNTIL LCE;
    CALL read_PROM_word (DB);
    NOP;
    NOP;
    NOP;
    PM(18,M14)=PX;
    JUMP read_boot_info;
    pm48_externalMemoryInit:
        I0=R3;
```





Following *pm48_init*, the kernel performs a comparison to determine whether the 48-bit word is to reside in external PM memory. It checks to see if the location is larger than the first external memory location of the ADSP-21065L (0x0002 0000). If the data is indeed to be resident in external memory, a jump to *pm48_externalMemoryInit* is executed.

A check is performed to determine if the data is to reside in EPROM memory.

The following code segment from the LDF used in the example configures the overlay live address:

MEMORY

```
{
   isr tabl {
    TYPE(PM RAM) START(0x00008000)
    END(0x000080FF) WIDTH(48)
   }
  pm code {
     TYPE(PM RAM) START(0x00008100)
    END(0x000087ff) WIDTH(48)
   }
   pm_data {
    TYPE(PM RAM) START(0x00009000)
    END(0x000097ff) WIDTH(32)
  pm_idat {
    TYPE(PM RAM) START(0x00009800)
    END(0x00009fff) WIDTH(32)
   }
   dm_data {
    TYPE(DM RAM) START(0x0000C000)
    END(0x0000Cfff) WIDTH(32)
   }
  dm_rdat {
     TYPE(DM RAM) START(0x0000D000)
    END(0x0000Dfff) WIDTH(32)
   ovl_code {
     TYPE(PM RAM) START(0x00820000)
     END(0x00FFFFFF) WIDTH(48)
   }
} // End MEMORY
```

Listing 2. LDF Overlay Example

The overlay declaration in Listing 2 configures the overlay's live address to be somewhere in external memory, *ovl_code*, starting at 0x00820000.

In this example, to determine if the data is to reside in EPROM memory, the kernel tests for the presence of a set bit in location 0x17 of the 48-bit external memory address.

If the test fails, a jump to pm48_loop is executed and the kernel places the data into external memory at the address specified. If the test passes, the overlay is assumed to have a live address in EPROM space. At this stage, the kernel performs several steps to overcome the limitations of the linker.

The current external DMA index points to the live location of an overlay in external memory. For this example, its live location is in the EPROM. This address is copied from the EIEP0 and replaces the *liveAddresses* location in DM memory. If this was the first overlay, the contents of *liveAddresses[1]* would be replaced by the contents of EIEP0.

The programmer must be aware that the location of the table of *liveAddresses* in DM memory must be known in advance and loaded into I2. The current overlay manager delivered with the tools initializes the *liveAddresses* to begin at location 0xC000 in DM memory. Due to this, I2 is initialized to 0xC000 at the start of the loader kernel.

The index register, I2, is incremented to the next *liveAddresses* in DM memory in preparation for the next EPROM overlay live address.

Since the overlay is to remain resident on the EPROM, the external port DMA index, EIEP0, needs to be adjusted to point to the next location following the overlay segment.

```
R8=0x6;
R8=R2*R8(SSI);
R9=R8+R9;
DM(EIEP0)=R9;
```

The data register, R2, has been previously loaded with the number of words in the overlay segment. Each word is 48bits long, but is packed into 8-bits on the EPROM. Thus the number of words in the segment must be multiplied by 6 and added to the current value in EIEP0 to advance the



external index to the address following the current overlay segment.

The following example is intended to help explain a method to perform EPROM overlays so you can get started on your own applications.

References:

ADSP-21065L SHARC USER'S MANUAL

EE-66 'Using Memory Overlays'

EE-56 ' Tips & Tricks on the ADSP-2106x EPROM and HOST bootloader'



Appendix A

Listed below are the source codes used to illustrate the EPROM Overlay initialization and operation for the ADSP-21065L. (Please note that these included code modules were built using the VisualDSP2.0++ development tools for the ADSP-2106x processor family and the ADSP-21065L EZ-Kit Lite Evaluation kit.)

ROM_Overlay_kernel.asm

/*************************************	********	**********	*****	******
PROM based boot loa	ader of the ADSP21065L p	ocessor.		
Copyright (c) 1998 A	nalog Devices Inc. All right	ts reserved.		
Modified: October-5-1999				
June-28-2000 Changes Made: EIEPx bit A23 for PROM	Per the 8-25-99 21065L A Booting	nomaly List, set	the	
Modified code to accomod	ate EPROM overlays - GJC) 2000 ************	*****	*******/
/* Warning: After booting	process, EP0I bit in IMASK	t is set.	*/	
/* Define the addresses of #include <def21065l.h></def21065l.h>	various IOP registers.		*/	
/* ADSP-21065L specific 1 #define START_ADDR (#define START_DM (reset vector start address.*/ 0x8000 0xC000			
.SEGMENT/PM	seg_ldr;			
/* The loader begins with t	he interrupts up to and inclu	iding the low	*/	
/* priority timer interrupt.			T/	
NOP;NOP;NOP lib_RSTI:	;NOP;	/* Reserved in	nterrupt	*/
IDLE;	1 (77)	/* Implicit ID	LE instruction	*/
JUMP Start_Lo	bader (DB);	/* Begin load	er t interrupt	*/
NOP;		/* Pad to next	t interrupt	*/
NOP;NOP;NOI	P;NOP;			
/* Vector for status stack/l lib_SOVFI: RTI; RTI; RTI; RTI; RTI;	oop stack overflow or PC s	tack full: */		
/* Vector for high priority	timer interrupt: */			
lib_TMZHI: RTI;				
RTI; RTI:				
RTI;				
/* Vector for external inter lib_VIRPTI: RTI; RTI; RTI; RTI; RTI;	rupts: */			
10_1KQ21: K11; RTI;				
RTI; RTI:				
lib IROII: RTI:				
RTI; RTI:				
lib_IRQ0I: RTI;				
RTI;				
RTI; RTI;				
NOP;NOP;NOP	;NOP;			
/* Vector for Serial port D	MA channels:	*/		
lib_SPROI: RTI;				
RTI;				
RTI;				
,				



hb_SPR1I: RTI; RTI; RTI:	
RTI; Ib SPT01: RTI:	
RTI; RTI; RTI;	
Ib_SPT11: RTI;	
RTI; RTI; RTI;	
/* Reserved */ RTI; RTI; PTI-	
KII; RTI;	
/* Reserved */ RTI; RTI; RTI; RTI; RTI;	
/* Vectors for External port DMA channels: */ lib EP0I:	
R2=DM(DMAC0); /* Get DMAC Control setting*/ RTI (DB); P6=0:	
DM(DMAC0)=R6; /* zeroed between uses. */	
Start_Loader: /* After power up or reset, default value in SYSCON register is 0x0000 0010. */ /* The WAIT register for revision 0.0 defaults to 0x200d6b5a. Rev 0.0 requires */ /* that waitstates be inserted using external logic to assert the ACK pin (see */	
/* anomaly list). For revisions 0.1 and greater, the WAIT register defaults */ /* to 0x21ad6b5a, which correctly sets 6 waitstates plus an idle cycle for ROM */ /* boot memory. If for any reason these two value should be modified. do it */	
/* here as following example. Make sure this file does not exceed 256 words. */ /* */	
/* ustat1=0Xxxxxxx; */ /* DM(SYSCON)=ustat1; Modify SYSCON */	
/* ustat1=UXXXXXXX; */ /* DM(WAIT)=ustat1; Modify WAIT */	
/*************************************	
/*************************************	
bit cir ustat 1 0x00/08017; /*Ciear MS0 amd MS3 waitstate and mode*/ dm(WAIT)=ustat1; ustat1=337: /*refresh rate*/	
dm(SDRDIV)=usta11; usta1=dm(IOCTL); /*mask in SDRAM settings*/	
bit set ustat1 SDPSS SDBN2 SDBR0 SDTRP3 SDTRAS5 SDCL2 SDPGS256 DSDCK1; dm(IOCTL)=ustat1; /************************************	
/ /***********************************	
I2 = START_DM; /* Used for EPROM overlay */	
L0=0; /* Zero out L-registers so they */ L4=0; /* can be used without wrap */ L7=0.	
L/=0; L8=0; L12=0:	
L15=0;	
M5=0; /* Setup M-registers to use for */ M6=1; /* for various memory transfers */ M13=0;	
R10=DM(SYSCON); /* Read current SYSCON setting */ R12=DASS R10: /* Hold Initial SYSCON setting */	
R11=BSET R10 BY 1; /* Stel BSO bit for eating ROM */ R10=BCLR R10 BY 1; /* Clear BSO bit for eat write */	
DM(SYSCON)=R10; /* Clear BSO bit for writing RAM */	
BIT SET IMASK 0x10000;/* Enable EP0 interrupt*/BIT SET MODE1 0x1800;/* Enable interrupts and nesting*/	
R14=0x0221; /* For DMAC0 setting */	
R15=6;/* EC to load one 48-bit word*/R0=DM(SYSTAT);/* Load the Host ID*/R0=FEXT R0 BY 8:3;/*	
DM(IMEP0)=M13; /* Setup the DMA registers */ DM(EMEP0)=M14;	
I15 = START_ADDR+0x4; /* DMA destination address */	
/** kernel modification (next 3 instructions) 10/5/99 **/ ustat1 = DM(EIEP0); /* Get current index addr, points to 1st addr after last 256 kernel byte */ bit set ustat1 0x800000; /* set bit A23 to ensure proper number of waitstates with BS0 set */	



R2;

/** ****	DM(EIEP0) = ustat1;	/* *************	write back to the external	l DMA index re	gister to read the next p	rom word	*/	
get_addr: CALL re COMP(R	ad_PROM_word; (0, R2);							
IF NE JU	MP get_addr;							
/* ***** /* Rese /* test /* Revi /* Revi /* Revi	testate of EIEP0 in PROM boot mc bits 25-29 in the MODE2 register to sion 0.0, 0.1> MODE2[31-25]=1 sion 0.2> MODE2[31-25]=11 sion 0.3> MODE2[31-25]=11	for VDSP 4.1 elf-loa de is different for ea determine revision 100000 */ 100001 */ 100001 */	der 8/25/99 ********* rly revisions */ of the DSP */	********				
R4=MO R4=FEX	DE2; KT R4 BY 25:5;	/* read MODE2 re /* extract bits 25-2	egister to determine the D 9, place into bits 0-4 bac	SP revision */ k in same reg R	24 */			
R4=PAS IF EQ R	SS R4; 3=BSET R3 BY 17;	/* Pass throught th /* If bits 25-20 are	a ALU to test the AZ bit zero, the DSP is a rev 0.	in ASTAT for .0 or 0.1 */	zero */			
/* Settin /* to 0x2 /* is >=	g this is necessary for these revs sin 20000. Setting bit 17 is not required 0.2 because for these EIEP0 resets	ce EIEP0 resets */ if revision */ to 0x000000 */						
R3 = BS	ET R3 BY 23;	/* Setting A23 in e /* for generating c /* (in SYSCON) se /* NOTE: A23 is s /* external address /* on the booting c	external DMA index regis orrect # of waitstates off et. Refer to Doc changes et internally and is not dr pin, therefore it has no e levice */	tter is required chip with the B section in the 2 iven out on an external affect *	*/ SO bit */ !1065L anomaly list (8-2 */ /	25-99). */		
/* *****	*************	*****	*********************	******	**** */			
DM(EIE)	P0)=R3; /* Point to ad	dress in PROM */						
read_boot_info: CALL re R0=PAS CALL re	ead_PROM_word; SS ead_PROM_word;							
load_memory:								
R0=PAS IF NE J	SS R0; UMP (PC, test_dm16_zero);							
/* After the IDLE c /* be executed: (Re /* R0=RO- /* This instructions /* the original value /* itself. The new in /* PM(0, II /* This instruction r /* The loop will terr /* flow will continue	ompletes, the following sequence o member these are in a loop) RO, DM((14,M5)=R9, PM(112,M13) sets the EQ flag to terminate the loo to SYSCON, and writes a *new* i nstruction is: 3)=PX; esets the DMA8 vector to whateven minate, because of the previous set e with START_ADDR+0x5, just lik	f instructions will =R11 op, writes nstruction over r it should be. EQ. Instruction ce nothing happened	*/ */ */ */ */ */ */ */ */					
final_init: R9=0xb R11=BS DM(SY)	1db0000; ET R11 BY 8; SCON)=R11;	/* Load instruction /* Set IMDW to 1 /* Setup to read P	n PM(0,I8)=PX; for inst write ROM, inst wrt	*/ */ */				
R1=STA R2=0x1 R4=R2* DM(IMI I4=STA I8=STA I12 = SY	NAT_ADDR; 00; R15 (SSI); EP0)=M14; RT_ADDR+0x4; RT_ADDR+0x40; /SCON;	/* Point to destinat /* Load length of I /* Compute extern /* Set to increment /* Point to START /* Point to DMA8 /* Address of SYS	tion ast init al length t internal ptr [_ADDR+0x4 for patch vector to patch CON	*/ */ */ */ */				
R4=PAS	SS R4, R11=R12;	/* Clear AZ, hold	initial SYSCON	*/				
DO!	lib_RSTI UNTIL EQ;	/* Setup dummy lo	оор	*/				
FLUSH	CACHE; R0=START_ADDR+0x4; PCSTK=R0;	/* Clean off old to /* /*	p-of-loop and replace with new top-of-loop value	*/	*/ */			
	DM(IIEP0)=R1; DM(CEP0)=R2; DM(ECEP0)=R4; JUMP START_ADDR+0x4 DM(DMAC0)=R14; IDLE;	/* S /* I /* I /* J /* J /* S /* A	Setup DMA to load over .oad internal count .oad external count ump to start Start DMA transfer After IDLE, patch then st	ldr art	*/ */ */ */ */			
test_dm16_zero:	R0=R0-1; IF EQ JUMP (PC, dm16_zer R0=R0-1; IF NE JUMP (PC, test_dm4	ro); 0_zero);						
dm32_zero: dm16_zero: dm16_zero_loop:	R0=R0-R0, 10=R3; LCNTR=R2, DO dm16_zero DM(10,M6)=R0;	o_loop UNTIL LCE	;					
4	JUMP read_boot_info;							
test_dm40_zero:	K0=K0-1; IF NE JUMP (PC, test_dm1)	6_init);						
diii40_zero:	PX1=0; PX2=0;							



dm40_zero_loop:	R0=R0-R0, I0=R3; LCNTR=R2, DO dm40_zero_loop UNTIL DM(I0,M6)=PX;	LCE;	
	JUMP read_boot_info;		
test_dm16_init:	R0=R0-1; IF NE JUMP (PC, test_dm32_init);		
dm16_init:	I0=R3; LCNTR=R2, DO dm16_init_loop UNTIL I CALL read_PROM_word (I NOP; NOP.	LCE; DB); /* NOP's are required for */ /* loop restriction */	
dm16_init_loop:	JUMP read boot info;	, log conclusion ,	
test_dm32_init:	R0=R0-1; IF NE JUMP (PC, test_dm40_init);		
dm32_init:	I0=R3; LCNTR=R2, DO dm32_init_loop UNTIL I CALL read_PROM_word (I NOP; NOP;	LCE; DB);	
dm32_init_loop:	DM(I0,M6)=R3; JUMP read_boot_info;		
test_dm40_init:	R0=R0-1; IF NE JUMP (PC, test_pm16_zero);		
dm40_init:	I0=R3; LCNTR=R2, DO dm40_init_loop UNTIL I CALL read_PROM_word (I NOP;	LCE; DB);	
dm40_init_loop:	NOP; DM(I0,M6)=PX; JUMP read_boot_info;		
test_pm16_zero:	R0=R0-1; IF EQ JUMP (PC, dm16_zero); R0=R0-1; IF EQ JUMP (PC, dm32_zero);		
test_pm40_zero:	R0=R0-1; IF EQ JUMP (PC, dm40_zero); R0=R0-1; IF NE JUMP (PC, test_pm16_init);		
pm48_zero:	PX1=0; PX2=0; R0=R0-R0, I8=R3; LCNTR=R2, D0 pm40_zero_loop UNTIL PM(I8_M14)=PY;	LCE;	
piii40_2010_100p.	I IM(10,1414)-1 A,		
test sould init.	DO DO 1:		
test_pin16_init:	IF EQ JUMP (PC, dm16_init);		
test_pm32_init:	R0=R0-1; IF EQ JUMP (PC, dm32_init);		
test_pm40_init:	R0=R0-1; IF EQ JUMP (PC, dm40_init);		
test_pm48_init:	R0=R0-1; IF NE JUMP read_boot_info;		
pm48_init:	r13 = 0x20000; r13=r3-r13; if ge jump pm48_externalMemoryInit; I8=R3;		
	LCNTR=R2, DO pm48_init_loop UNTIL I CALL read_PROM_word (I NOP; NOP;	.CE;)B);	
pm48_init_loop:	PM(I8,M14)=PX;		
	JUMP read_boot_info;		
pm48_externalMemoryI	nit: I0=R3;		
	BTST R3 by 0x17; IF sz JUMP pm48_loop;	/* Check if Live address is in boot space: ie. R3=0x0008xxxxx /* jump to eprom overlay	*/ */
/*************************************	rom Overlay ****************/		
prom_ovity.	R9=DM(EIEP0); DM(12 M6)= R^{0} :	/* copy first locxation of Live space on eprom	*/
	R8=0x6; R8=R2*R8(SSI); R9=R8+R9;	/* adjust external index next location of boot info	*/



	DM(EIEP0)=R9; JUMP read_boot_info; /* read boot info			*/
/************	prom Overlay *****************/			
pm48 loop:	1			
. – .	LCNTR=R2, DO pm48_init_external_l	oop UNTIL LCE;		
	CALL read_PROM_wo	rd (DB);		
	NOP;			
	NOP;			
	dm(i0,m6)=r2;			
pm48_init_external_loc	op: DM(I0,M6)=R3;			
	JUMP read_boot_info;			
read_PROM_word:	R13=DM(SYSCON);	/* Save old value of SYSCON	*/	
	DM(SYSCON)=R11;	/* Set BSO bit for ROM read	*/	
	DM(IIEP0)=I15;	/* Setup DMA destination address	*/	
	DM(CEP0)=M14;	/* Setup DMA internal length	*/	
	DM(ECEP0)=R15;	/* Setup DMA external count	*/	
	DM(DMAC0)=R14;	/* Start DMA	*/	
	IDLE;	/* Wait for DMA to complete	*/	
	PX=PM(START_ADDR+0x4);	/* Read word from scratch	*/	
	DM(SYSCON)=R13;	/* Reset SYSCON to previous	*/	
	RTS (DB);			
	R2=PX1;	/* Copy PX values into DREGS	*/	
	R2=PASS R2, R3=PX2;	/* Test the length	*/	
.ENDSEG;				

Ovly_mgr_65L.asm

/* The OVLY_MGR.ASM file is the overlay manager. When a symbol */ /* residing in overlay is referenced, the ovelay manager loads */ /* the overlay code and begins execution. (This overlay manager */ /* does not check to see if the overlay is already in internal */ /* memory, this option will be added later.) A DMA transfer is */ /* performed to load in the meory overlay. */
#include "def21065L.h"
.SEGMENT/DM dm_data;
/* The following constants are defined by the linker. */ /* These constants contain the word size, live locaton */ /* and run location of the overlay functions. */
.EXTERN _ov_word_run_size_1; .EXTERN _ov_word_run_size_2; .EXTERN _ov_word_live_size_1; .EXTERN _ov_word_live_size_2; .EXTERN _ov_startaddress_1; .EXTERN _ov_startaddress_2; .EXTERN _ov_runtimestartaddress_2; .EXTERN _ov_runtimestartaddress_3; /* Placing the linker constants in an array so the overlay */ /* ananger can use the appropriate constant based on the */ /* overlay id.
.VAR liveAddresses[3] = _ov_startaddress_1, _ov_startaddress_2, _ov_startaddress_3; .VAR runAddresses[3] = _ov_runtimestartaddress_1, _ov_runtimestartaddress_2, _ov_runtimestartaddress_3; .VAR runAddresses[3] = _ov_word_size_run1,ov_word_size_run2,ov_word_size_run3; .VAR liveWordSize[3] = _ov_word_size_live_1,ov_word_size_live_2,ov_word_size_live_3;
/* software stack to temporarily store registers corrupted by overlay manager */ .VAR ov_stack[10]; .VAR ov_id_loaded = -1;
.ENDSEG;
/*************************************
.SEGMENT/PM pm_code;
_OverlayManager: .GLOBAL _OverlayManager;
/* _overlayID has been defined as R0. R0 is set in the PLIT of LDF. */ /* Set up DMA transfer to internal memory through the external port. */
/* Store values of registers used by the overlay manager in to the /* software stack. */ dm(ov_stack)=i8;



dm(ov_stack+1)=m8; dm(ov_stack+2)=l8; dm(ov_stack+3)=r2;					
/* Use the overlay id as R0=R0-1; /* Overlay I m8=R0: /* Offset int	an index (must subtract one) D -1 o the arrays containing linker		*/ */ */		
/* defined overlay cons	tants.		*/		
r2=dm(ov_id_loaded); r0=r0-r2;					
if EQ jump continue; dm(ov_id_loaded)=m8;					
r0=i0; dm(ov_stack r0=m0; dm(ov_stack r0=l0; dm(ov_stack	x+4)=r0; x+5)=r0; x+6)=r0;				
18=0; 10=0;					
m0=m8; /* Overlay ID -	1 */				
/* Get overlay run and /* set up the master mo i8 = runAddresses; i0 = liveAddresses;	live addresses from memory a de DMA.	nd use to	*/ */		
/* Disable DMA */ r0=0; dm(DMAC0) = r0;					
/* Set DMA external po r0=dm(m0,i0); dm(EIEP0)=r0;	inter to overlay live address *	4			
/* Set DMA internal poi r0=pm(m8,i8); dm(IIEP0)=r0;	inter to overlay run address *	4			
i0=runWordSize;	/* Number of words stored/* Most likely the word siz/* for instructions.	d in internal mem ze will be 48 bits	ory	*/ */ */	
/* Set DMA external mo r0=1; dm(EMEP0)=r0;	odifier */				
i8=liveWordSize;	 /* Number of words store /* Most likely the word si /* bits for external storage 	ed in external mer ze will be 32 or1 e.	mory 6	*/ */ */	
/* Set DMA internal mo dm(IMEP0)=r0;	dify to 1 */				
/* Set DMA internal cou r0=dm(m0,i0); dm(CEP0)=r0;	unt to Overlay run size.	*/			
/* Set DMA external co r0=pm(m8,i8);	unt to Overlay live size.	*/			
/*************************************	*** BOOT SPACE OVERLA	VS ********	*****	/	
bit set ustat1 0x0000000 dm(SYSCON)=ustat1;	02;		/* Select Boo	ot Override forcing 8-48	bit external reads
r2=0x6; r0=r0*r2(SSI);	******	/* Each 48-bi	t word is 6 byt	es wide in boot space	*/
dm(ECEP0)=r0;			,		
/* DMA enabled, instru-	ction word, Master, 48-32 pag	cking - Overrider	n is BMO set */	/	
r0=0x0221; dm(DMAC0)=r0;	···· , ··· , ··· , ·· , t	5			
/* Enable DMA interru bit set model IRPTEN; bit set imask EP0I;	pt */				
<pre>/* Restore register valu r0=dm(ov_stack+6); r0=dm(ov_stack+5); r0=dm(ov_stack+4);</pre>	es from stack */ l0=r0; m0=r0; i0=r0;				
/* Wait for DMA to co dma1_wait: idle;	mplete */				
continue:					
r2=dm(ov_stack+3); 18=dm(ov_stack+2); i8=r1;					
m8=0; r1=dm(ov_stack+1); r0=dm(ov_stack);					
/* Flush the cache. If a	n instruction in previous over	lay */			



Document History

Version	Description
June 10, 2002 by G.Ouellette	Released.
June 12, 2000 by G.Ouellette.	Created.