# ANALOG DEVICES

### **SHARC DSP Microcomputer**

### **Enhanced Product**

### **ADSP-21065L-EP**

#### SUMMARY

- High performance signal computer for communications, audio, automotive, instrumentation, medical, military, and industrial applications
- Super Harvard Architecture Computer (SHARC) four independent buses for dual data, instruction, and I/O fetch on a single cycle
- 32-bit fixed-point arithmetic; 32-bit and 40-bit floatingpoint arithmetic
- 544K bits on-chip SRAM memory and integrated I/O peripheral
- I<sup>2</sup>S support, for eight simultaneous receive and transmit channels

#### **ENHANCED PRODUCT (EP) FEATURES**

- Supports defense and aerospace applications (AQEC standard)
- Extended temperature range –55°C to +110°C
- Controlled manufacturing baseline
- One package assembly/test site
- One wafer fabrication site
- Enhanced product change notification
- Qualification data available upon request



Figure 1. Functional Block Diagram

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

#### Rev. B

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel: 781.329.4700 ©2017 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

#### FEATURES

- 60 MIPS, 180 MFLOPS peak, 120 MFLOPS sustained performance
- User-configurable 544K bits on-chip SRAM memory
- Two external port, DMA channels and eight serial port, DMA channels
- SDRAM controller for glueless interface to low cost external memory (@ 60 MHz)

#### 64M words external address range

- 12 programmable I/O pins and two timers with event capture options
- Code-compatible with ADSP-2106x family
- 208-lead MQFP package
- Matte tin terminal finish
- 3.3 Volt operation

#### Flexible Data Formats and 40-Bit Extended Precision

- 32-bit single-precision and 40-bit extended-precision IEEE floating-point data formats
- 32-bit fixed-point data format, integer and fractional, with dual 80-bit accumulators

#### **Parallel Computations**

- Single-cycle multiply and ALU operations in parallel with dual memory read/writes and instruction fetch
- Multiply with add and subtract for accelerated FFT butterfly computation
- 1024-point complex FFT benchmark: 301 µs (18,221 cycles)

#### 544K bits Configurable On-Chip SRAM

- Dual-ported for independent access by core processor and DMA
- Configurable in combinations of 16-, 32-, 48-bit data and program words in Block 0 and Block 1

#### DMA Controller

| Ten DMA channels—two dedicated to the external port and |
|---|
| eight dedicated to the serial ports                     |

- Background DMA transfers at up to 60 MHz, in parallel with full speed processor execution
- Performs transfers between:
- Internal RAM and host
- **Internal RAM and serial ports**
- Internal RAM and master or slave SHARC
- Internal RAM and external memory or I/O devices
- External memory and external devices

#### Host Processor Interface

Efficient interface to 8-, 16-, and 32-bit microprocessors Host can directly read/write ADSP-21065L-EP IOP registers

#### Multiprocessing

Distributed on-chip bus arbitration for glueless, parallel bus connect between two ADSP-21065L-EP processors plus host

120M bytes/sec transfer rate over parallel bus

#### Serial Ports

- Independent transmit and receive functions
- Programmable 3-bit to 32-bit serial word width
- I<sup>2</sup>S support allowing eight transmit and eight receive channels
- Glueless interface to industry standard codecs
- TDM multichannel mode with µ-law/A-law hardware companding
- **Multichannel signaling protocol**

## ADSP-21065L-EP

### TABLE OF CONTENTS

| Summary                        | 1 |
|--------------------------------|---|
| Enhanced Product (EP) Features | 1 |
| Features                       | 2 |
| Table of Contents              | 3 |
| Revision History               | 3 |
| General Description            | 4 |
| Pin Function Descriptions      | 5 |
| Specifications                 | 8 |
| Operating Conditions           | 8 |
| Absolute Maximum Ratings       | 8 |

| ESD Caution                     |    |
|---------------------------------|----|
| Package Marking Information     | 9  |
| Environmental Conditions        | 9  |
| 208-LEAD MQFP Pin Configuration | 10 |
| Outline Dimensions              | 12 |
| Ordering Guide                  | 13 |

#### **REVISION HISTORY**

#### 9/2017—Rev. A to Rev. B

| Change to Features2                 |  |
|-------------------------------------|--|
| Change to Endnote 1, Ordering Guide |  |

### **GENERAL DESCRIPTION**

The ADSP-21065L-EP is a powerful member of the SHARC<sup>®</sup> family of 32-bit processors optimized for cost sensitive applications. The SHARC (Super Harvard Architecture) processors offer the highest levels of performance and memory integration of any 32-bit DSP in the industry—they are also the only DSPs in the industry that offer both fixed and floating-point capabilities, without compromising precision or performance.

The ADSP-21065L-EP is fabricated in a high speed, low power CMOS process, 0.35  $\mu$ m technology. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table 1 lists the performance benchmarks for the ADSP-21065L-EP.

The ADSP-21065L-EP SHARC combines a floating-point DSP core with integrated, on-chip system features, including a 544K bit SRAM memory, host processor interface, DMA controller, SDRAM controller, and enhanced serial ports.

Figure 1 shows a block diagram of the ADSP-21065L-EP, illustrating the following architectural features:

- Computation units (ALU, multiplier, and shifter) with a shared data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- Timers with event capture modes
- On-chip, dual-ported SRAM
- External port for interfacing to off-chip memory and peripherals
- Host port and SDRAM interface
- DMA controller
- · Enhanced serial ports
- JTAG test access port

| Table 1. Performance B | Benchmarks |
|------------------------|------------|
|------------------------|------------|

| Benchmark   | Timing       | Cycles |
|---|--------------|--------|
| Cycle Time  | 16.5 ns      | 1      |
| 1024-Point Complex FFT<br>(Radix 4, with Digit Reverse) | 301 µs       | 18,221 |
| Matrix Multiply (Pipelined)                             |              |        |
| $[3 \times 3] \times [3 \times 1]$                      | 148.5 ns     | 9      |
| $[4 \times 4] \times [4 \times 1]$                      | 264 ns       | 16     |
| FIR Filter (per Tap)                                    | 16.5 ns      | 1      |
| IIR Filter (per Biquad)                                 | 66 ns        | 4      |
| Divide (y/x)  | 99 ns        | 6      |
| Inverse Square Root                                     | 148.5 ns     | 9      |
| DMA Transfers   | 240M bytes/s |        |

Full details about this enhanced product are available in the ADSP-21065L data sheet, which should be used in conjunction with this data sheet.

### **PIN FUNCTION DESCRIPTIONS**

The ADSP-21065L-EP pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR<sub>23-0</sub>, DATA<sub>31-0</sub>, FLAG<sub>11-0</sub>, <del>SW</del>, and inputs that have internal pull-up or pull-down resistors (<del>CPA</del>, ACK, DTxX, DRxX, TCLKx, RCLKx, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

#### Table 2. Pin Descriptions

| Pin                  | Туре          | Function   |
|----------------------|---------------|--|
| ADDR <sub>23-0</sub> | I/O/T         | <b>External Bus Address.</b> The ADSP-21065L-EP outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs addresses for read/writes of the IOP registers of the other ADSP-21065L-EP processors. The ADSP-21065L-EP inputs addresses when a host processor or multiprocessing bus master is reading or writing its IOP registers.  |
| DATA <sub>31-0</sub> | I/O/T         | <b>External Bus Data.</b> The ADSP-21065L-EP inputs and outputs data and instructions on these pins. The external data bus transfers 32-bit single-precision floating-point data and 32-bit fixed-point data over bits 31–0. 16-bit short word data is transferred over bits 15–0 of the bus. Pull-up resistors on unused DATA pins are not necessary.   |
| MS <sub>3-0</sub>    | I/O/T         | <b>Memory Select Lines.</b> These lines are asserted as chip selects for the corresponding banks of external memory. Internal ADDR <sub>25-24</sub> are decoded into $\overline{MS}_{3-0}$ . The $\overline{MS}_{3-0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{MS}_{3-0}$ lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. Additionally, an $\overline{MS}_{3-0}$ line which is mapped to SDRAM may be asserted even when no SDRAM access is active. In a multiprocessor system, the $\overline{MS}_{3-0}$ lines are output by the bus master. |
| RD                   | I/O/T         | <b>Memory Read Strobe.</b> This pin is asserted when the ADSP-21065L-EP reads from external memory devices or from the IOP register of another ADSP-21065L-EP. External devices (including another ADSP-21065L-EP) must assert RD to read from the ADSP-21065L-EP's IOP registers. In a multiprocessing system, RD is output by the bus master and is input by another ADSP-21065L-EP.   |
| WR                   | I/O/T         | <b>Memory Write Strobe.</b> This pin is asserted when the ADSP-21065L-EP writes to external memory devices or to the IOP register of another ADSP-21065L-EP. External devices must assert WR to write to the ADSP-21065L-EP's IOP registers. In a multiprocessing system, WR is output by the bus master and is input by the other ADSP-21065L-EP.   |
| SW                   | I/O/T         | <b>Synchronous Write Select.</b> This signal interfaces the ADSP-21065L-EP to synchronous memory devices (including another ADSP-21065L-EP). The ADSP-21065L-EP asserts $\overline{SW}$ to provide an early indication of an impending write cycle, which can be aborted if $\overline{WR}$ is not later asserted (e.g., in a conditional write instruction). In a multiprocessing system, $\overline{SW}$ is output by the bus master and is input by the other ADSP-21065L-EP to determine if the multiprocessor access is a read or write. $\overline{SW}$ is asserted at the same time as the address output.  |
| АСК                  | I/O/S         | Memory Acknowledge. External devices can deassert ACK to add wait states to an external memory access.<br>ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external<br>memory access. The ADSP-21065L-EP deasserts ACK as an output to add waitstates to a synchronous access<br>of its IOP registers. In a multiprocessing system, a slave ADSP-21065L-EP deasserts the bus master's ACK<br>input to add wait state(s) to an access of its IOP registers. The bus master has a keeper latch on its ACK pin<br>that maintains the input at the level to which it was last driven.   |
| SBTS                 | I/S           | Suspend Bus Three-State. External devices can assert SBTS to place the external bus address, data, selects, and strobes—but not SDRAM control pins—in a high impedance state for the following cycle. If the ADSP-21065L-EP attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not finish until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21065L-EP deadlock.  |
| IRQ <sub>2-0</sub>   | I/A           | Interrupt Request Lines. May be either edge-triggered or level-sensitive.  |
| A = Asynchrono       | us, G = Groui | nd, I = Input, O = Output, P = Power Supply, S = Synchronous, $(A/D)$ = Active Drive, $(O/D)$ = Open Drain,  |
| i = Three-State (    | when SBTS i   | s asserted, or when the ADSP-21065L-EP is a bus slave)   |

#### Table 2. Pin Descriptions (Continued)

| Pin                  | Туре   | Function  |  |  |
|----------------------|--------|---|--|--|
| FLAG <sub>11-0</sub> | I/O/A  | Flag Pins. Each is configured via control bits as either an input or output. As an input, they can be tested as   |  |  |
|                      |        | a condition. As an output, they can be used to signal external peripherals.   |  |  |
| HBR                  | I/A    | <b>Host Bus Request.</b> This pin must be asserted by a host processor to request control of the ADSP-21065L-EP's external bus. When HBR is asserted in a multiprocessing system, the ADSP-21065L-EP that is bus master will relinquish the bus and assert HBG. To relinquish the bus, the ADSP-21065L-EP places the address, data, select, and strobe lines in a high impedance state. It does, however, continue to drive the SDRAM control pins. HBR has priority over all ADSP-21065L-EP bus requests (BR <sub>2-1</sub> ) in a multiprocessing system. |  |  |
| HBG                  | I/O    | Host Bus Grant. Acknowledges an HBR bus request, indicating that the host processor may take control of the external bus. HBG is asserted by the ADSP-21065L-EP until HBR is released. In a multiprocessing system, HBG is output by the ADSP-21065L-EP bus master.   |  |  |
| CS                   | I/A    | Chip Select. Asserted by host processor to select the ADSP-21065L-EP.   |  |  |
| REDY (O/D)           | 0      | <b>Host Bus Acknowledge.</b> The ADSP-21065L-EP deasserts REDY to add wait states to an asynchronous access of its internal memory or IOP registers by a host. This pin is an open-drain output (O/D) by default; it can be programmed in the ADREDY bit of the SYSCON register to be active drive (A/D). REDY will only be output if the $\overline{CS}$ and $\overline{HRR}$ inputs are asserted  |  |  |
| DMAR <sub>1</sub>    | I/A    | DMA Request 1 (DMA Channel 9).  |  |  |
| DMAR <sub>2</sub>    | I/A    | DMA Request 2 (DMA Channel 8).  |  |  |
| DMAG <sub>1</sub>    | O/T    | DMA Grant 1 (DMA Channel 9).  |  |  |
| DMAG <sub>2</sub>    | O/T    | DMA Grant 2 (DMA Channel 8).  |  |  |
| BR <sub>2-1</sub>    | I/O/S  | <b>Multiprocessing Bus Requests.</b> Used by multiprocessing ADSP-21065L-EP processors to arbitrate for bus master-ship. An ADSP-21065L-EP only drives its own BRx line (corresponding to the value of its ID <sub>2-0</sub> inputs) and monitors all others. In a uniprocessor system, tie both BRx pins to VDD.   |  |  |
| ID <sub>1-0</sub>    | I      | <b>Multiprocessing ID.</b> Determines which multiprocessor bus request ( $\overline{BR}_1 - \overline{BR}_2$ ) is used by the ADSP-21065L-EP.<br>ID = 01 corresponds to $\overline{BR}_1$ , ID = 10 corresponds to $\overline{BR}_2$ . ID = 00 in single-processor systems. These lines are a system configuration selection that should be hardwired or changed at reset only.   |  |  |
| CPA (O/D)            | 1/0    | <b>Core Priority Access.</b> Asserting its $\overline{CPA}$ pin allows the core processor of an ADSP-21065L-EP bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{CPA}$ is an open-drain output that is connected to all ADSP-21065L-EP processors in the system. The $\overline{CPA}$ pin has an internal 5 k $\Omega$ pull-up resistor. If core access priority is not required in a system, the $\overline{CPA}$ pin should be left unconnected   |  |  |
| DTxX                 | 0      | <b>Data Transmit (Serial Ports 0, 1: Channels A, B).</b> Each DTxX pin has a 50 k $\Omega$ internal pull-up resistor.   |  |  |
| DRxX                 | 1      | <b>Data Receive (Serial Ports 0, 1; Channels A, B).</b> Each DRxX pin has a 50 k $\Omega$ internal pull-up resistor.  |  |  |
| TCLKx                | I/O    | <b>Transmit Clock (Serial Ports 0, 1).</b> Each TCLK pin has a 50 k $\Omega$ internal pull-up resistor.   |  |  |
| RCLKx                | I/O    | <b>Receive Clock (Serial Ports 0, 1).</b> Each RCLK pin has a 50 k $\Omega$ internal pull-up resistor.  |  |  |
| TFSx                 | I/O    | Transmit Frame Sync (Serial Ports 0, 1).  |  |  |
| RFSx                 | I/O    | Receive Frame Sync (Serial Ports 0, 1).   |  |  |
| BSEL                 | 1      | <b>EPROM Boot Select.</b> When BSEL is high, the ADSP-21065L-EP is configured for booting from an 8-bit EPROM. When BSEL is low, the BSEL and BMS inputs determine booting mode. See BMS pin description below for details. This signal is a system configuration selection that should be hardwired.   |  |  |
| BMS                  | I/O/T* | <b>Boot Memory Select.</b> <i>Output</i> : Used as chip select for boot EPROM devices (when BSEL = 1). In a multiprocessor system, BMS is output by the bus master. <i>Input</i> : When low, indicates that no booting will occur and that ADSP-21065L-EP will begin executing instructions from external memory. See table below. This input is a system configuration selection that should be hardwired.<br>*Three-statable only in EPROM boot mode (when BMS is an output).   |  |  |
|                      |        | DEL DIVID BOOTING MODE<br>1 Output EPROM (connect BMS to EPROM chin select )  |  |  |
|                      |        | 01 (Input)Host processor (HBW [SYSCON] bit selects host bus width).00 (Input)No booting. Processor executes from external memory.   |  |  |
| A                    |        |   |  |  |

A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain,

T = Three-State (when  $\overline{\text{SBTS}}$  is asserted, or when the ADSP-21065L-EP is a bus slave)

#### Table 2. Pin Descriptions (Continued)

| Pin                      | Туре    | Function   |
|--------------------------|---------|--|
| CLKIN                    | I       | Clock In. Used in conjunction with XTAL, configures the ADSP-21065L-EP to use either its internal clock  |
|                          |         | generator or an external clock source. The external crystal should be rated at 1× frequency.   |
|                          |         | Connecting the necessary components to CLKIN and XTAL enables the internal clock generator. The  |
|                          |         | ADSP-21065L-EP's internal clock generator multiplies the 1× clock to generate 2× clock for its core and SDRAM. It drives 2× clock out on the SDCLKx pins for the SDRAM interface to use. See also SDCLKx.  |
|                          |         | Connecting the 1× external clock to CLKIN while leaving XTAL unconnected configures the ADSP-21065L-EP to use the external clock source. The instruction cycle rate is equal to 2× CLKIN. CLKIN may not be halted, changed, or operated below the specified frequency.                         |
| RESET                    | I/A     | <b>Processor Reset.</b> Resets the ADSP-21065L-EP to a known state and begins execution at the program memory location specified by the hardware reset vector address. This input must be asserted at power-up.  |
| ТСК                      | I       | Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary scan.  |
| TMS                      | I/S     | <b>Test Mode Select (JTAG).</b> Used to control the test state machine. TMS has a 20 k $\Omega$ internal pull-up resistor.   |
| TDI                      | I/S     | <b>Test Data Input (JTAG).</b> Provides serial data for the boundary scan logic. TDI has a 20 k $\Omega$ internal pull-up resistor.  |
| TDO                      | 0       | Test Data Output (JTAG). Serial scan output of the boundary scan path.   |
| TRST                     | I/A     | <b>Test Reset (JTAG).</b> Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-21065L-EP. TRST has a 20 k $\Omega$ internal pull-up resistor.   |
| EMU (O/D)                | 0       | Emulation Status. Must be connected to the ADSP-21065L-EP EZ-ICE target board connector only.  |
| BMSTR                    | 0       | <b>Bus Master Output.</b> In a multiprocessor system, indicates whether the ADSP-21065L-EP is current bus master of the shared external bus. The ADSP-21065L-EP drives BMSTR high only while it is the bus master. In a single-processor system (ID = 00), the processor drives this pin high. |
| CAS                      | I/O/T   | <b>SDRAM Column Access Strobe.</b> Provides the column address. In conjunction with RAS, MSx, SDWE, SDCLKx, and sometimes SDA10, defines the operation for the SDRAM to perform.   |
| RAS                      | I/O/T   | <b>SDRAM Row Access Strobe.</b> Provides the row address. In conjunction with CAS, MSx, SDWE, SDCLKx, and sometimes SDA10, defines the operation for the SDRAM to perform.   |
| SDWE                     | I/O/T   | <b>SDRAM Write Enable.</b> In conjunction with CAS, RAS, MSx, SDCLKx, and sometimes SDA10, defines the operation for the SDRAM to perform.   |
| DQM                      | O/T     | SDRAM Data Mask. In write mode, DQM has a latency of zero and is used to block write operations.   |
| SDCLK <sub>1-0</sub>     | I/O/S/T | <b>SDRAM 2</b> × <b>Clock Output.</b> In systems with multiple SDRAM devices connected in parallel, supports the corresponding increased clock load requirements, eliminating need of off-chip clock buffers. Either SDCLK <sub>1</sub> or both SDCLKx pins can be three-stated.               |
| SDCKE                    | I/O/T   | <b>SDRAM Clock Enable.</b> Enables and disables the CLK signal. For details, see the data sheet supplied with your SDRAM device.   |
| SDA10                    | 0/Т     | <b>SDRAM A10 Pin.</b> Enables applications to refresh an SDRAM in parallel with a host access.   |
| XTAL                     | 0       | <b>Crystal Oscillator Terminal.</b> Used in conjunction with CLKIN to enable the ADSP-21065L-EP's internal clock generator or to disable it to use an external clock source. See CLKIN.  |
| PWM_EVENT <sub>1-0</sub> | I/O/A   | <b>PWM Output/Event Capture.</b> In PWMOUT mode, is an output pin and functions as a timer counter. In WIDTH_CNT mode, is an input pin and functions as a pulse counter/event capture.   |
| VDD                      | Р       | Power Supply. Nominally +3.3 V dc. (33 pins)   |
| GND                      | G       | Power Supply Return. (37 pins)   |
| NC                       |         | Do Not Connect. Reserved pins which must be left open and unconnected. (7 pins)  |

A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain, T = Three-State (when  $\overline{SBTS}$  is asserted, or when the ADSP-21065L-EP is a bus slave)

### SPECIFICATIONS

Note that component specifications are subject to change without notice. See Environmental Conditions for information on thermal specifications.

#### **OPERATING CONDITIONS**

| Parameter         | Description                                      | Min  | Max                   | Unit |
|-------------------|--|------|-----------------------|------|
| V <sub>DD</sub>   | Supply Voltage                                   | 3.13 | 3.60                  | V    |
| T <sub>CASE</sub> | Case Operating Temperature                       | -55  | +110                  | °C   |
| V <sub>IH</sub>   | High Level Input Voltage @ V <sub>DD</sub> = Max | 2.0  | V <sub>DD</sub> + 0.5 | V    |
| V <sub>IL1</sub>  | Low Level Input Voltage @ $V_{DD} = Max^1$       | -0.5 | 0.8                   | V    |
| V <sub>IL2</sub>  | Low Level Input Voltage @ $V_{DD} = Min^2$       | -0.5 | 0.7                   | V    |

<sup>1</sup>Applies to input and bidirectional pins: DATA<sub>31-0</sub>, ADDR<sub>23-0</sub>, BSEL, RD, WR, SW, ACK, SBTS, IRQ<sub>2-0</sub>, FLAG<sub>11-0</sub>, HGB, CS, DMAR1, DMAR2, BR<sub>2-1</sub>, ID<sub>2-0</sub>, RPBA, CPA, TFS0, TFS1, RFS0, RFS1, BMS, TMS, TDI, TCK, HBR, DR0A, DR1A, DR0B, DR1B, TCLK0, TCLK1, RCLK0, RCLK1, RESET, TRST, PWM\_EVENT0, PWM\_EVENT1, RAS, CAS, SDWE, SDCKE.

<sup>2</sup>Applies to input pin CLKIN.

#### **ABSOLUTE MAXIMUM RATINGS**

Stresses at or above those listed in Table 3 may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### Table 3. Absolute Maximum Ratings

| Parameter                         | Rating                            |
|-----------------------------------|-----------------------------------|
| Supply Voltage (V <sub>DD</sub> ) | –0.3 V to +4.6 V                  |
| Input Voltage                     | -0.5 V to V <sub>DD</sub> + 0.5 V |
| Output Voltage Swing              | -0.5 V to V <sub>DD</sub> + 0.5 V |
| Load Capacitance                  | 200 pF                            |
| Storage Temperature Range         | –65°C to +150°C                   |
| Lead Temperature (5 seconds)      | 280°C                             |
| Junction Temperature Under Bias   | 150°C                             |

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## ADSP-21065L-EP

#### PACKAGE MARKING INFORMATION

Figure 2 and Table 4 provide information on detail contained within the package marking for the ADSP-21065L-EP processor (actual marking format may vary). For a complete listing of product availability, see Ordering Guide on Page 13.



Figure 2. Typical Package Brand

#### Table 4. Package Brand Information

| Brand Key | Field Description   |
|-----------|---------------------|
| t         | Temperature Range   |
| рр        | Package Type        |
| ссс       | See Ordering Guide  |
| EP        | Enhanced Processing |
| VVVVVXX   | Assembly Lot Code   |
| n.n       | Silicon Revision    |
| ууww      | Date Code           |

#### **ENVIRONMENTAL CONDITIONS**

The ADSP-21065L-EP processor is rated for performance under  $T_{CASE}$  environmental conditions specified in the Operating Conditions on Page 8.

#### **Thermal Characteristics**

The ADSP-21060L-EP is offered in a 208-lead MQFP package.

The ADSP-21065L-EP is specified for a case temperature ( $T_{CASE}$ ). To ensure that the  $T_{CASE}$  is not exceeded, an airflow source may be used.

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

 $T_{CASE}$  = Case temperature (measured on top surface of package)

*PD* = Power dissipation in W (this value depends upon the specific application)

 $\theta_{IC} = 7.1^{\circ}\text{C/W}$ 

#### Table 5. Thermal Characteristics (208-Lead MQFP)

| Parameter            | Airflow (Linear Ft./Min.) | Typical | Unit |
|----------------------|---------------------------|---------|------|
| $\theta_{CA}$        | 0                         | 24      | °C/W |
| $\theta_{\text{CA}}$ | 100                       | 20      | °C/W |
| $\theta_{\text{CA}}$ | 200                       | 19      | °C/W |
| $\theta_{\text{CA}}$ | 400                       | 17      | °C/W |
| $\theta_{CA}$        | 600                       | 13      | °C/W |

### **208-LEAD MQFP PIN CONFIGURATION**

#### Table 6. 208-Lead MQFP Pin Configuration

| Pin No. | Pin Name   | Pin No. | Pin Name  | Pin No. | Pin Name | Pin No. | Pin Name | Pin No. | Pin Name |
|---------|------------|---------|-----------|---------|----------|---------|----------|---------|----------|
| 1       | VDD        | 43      | CAS       | 85      | VDD      | 127     | DATA28   | 169     | ADDR17   |
| 2       | RFS0       | 44      | SDWE      | 86      | DATA3    | 128     | DATA29   | 170     | ADDR16   |
| 3       | GND        | 45      | VDD       | 87      | DATA4    | 129     | GND      | 171     | ADDR15   |
| 4       | RCLK0      | 46      | DQM       | 88      | DATA5    | 130     | VDD      | 172     | VDD      |
| 5       | DR0A       | 47      | SDCKE     | 89      | GND      | 131     | VDD      | 173     | ADDR14   |
| 6       | DR0B       | 48      | SDA10     | 90      | DATA6    | 132     | DATA30   | 174     | ADDR13   |
| 7       | TFS0       | 49      | GND       | 91      | DATA7    | 133     | DATA31   | 175     | ADDR12   |
| 8       | TCLK0      | 50      | DMAG1     | 92      | DATA8    | 134     | FLAG7    | 176     | VDD      |
| 9       | VDD        | 51      | DMAG2     | 93      | VDD      | 135     | GND      | 177     | GND      |
| 10      | GND        | 52      | HBG       | 94      | GND      | 136     | FLAG6    | 178     | ADDR11   |
| 11      | DT0A       | 53      | BMSTR     | 95      | VDD      | 137     | FLAG5    | 179     | ADDR10   |
| 12      | DT0B       | 54      | VDD       | 96      | DATA9    | 138     | FLAG4    | 180     | ADDR9    |
| 13      | RFS1       | 55      | <u>CS</u> | 97      | DATA10   | 139     | GND      | 181     | GND      |
| 14      | GND        | 56      | SBTS      | 98      | DATA11   | 140     | VDD      | 182     | VDD      |
| 15      | RCLK1      | 57      | GND       | 99      | GND      | 141     | VDD      | 183     | ADDR8    |
| 16      | DR1A       | 58      | WR        | 100     | DATA12   | 142     | NC       | 184     | ADDR7    |
| 17      | DR1B       | 59      | RD        | 101     | DATA13   | 143     | ID1      | 185     | ADDR6    |
| 18      | TFS1       | 60      | GND       | 102     | NC       | 144     | ID0      | 186     | GND      |
| 19      | TCLK1      | 61      | VDD       | 103     | NC       | 145     | EMU      | 187     | GND      |
| 20      | VDD        | 62      | GND       | 104     | DATA14   | 146     | TDO      | 188     | ADDR5    |
| 21      | VDD        | 63      | REDY      | 105     | VDD      | 147     | TRST     | 189     | ADDR4    |
| 22      | DT1A       | 64      | SW        | 106     | GND      | 148     | TDI      | 190     | ADDR3    |
| 23      | DT1B       | 65      | CPA       | 107     | DATA15   | 149     | TMS      | 191     | VDD      |
| 24      | PWM_EVENT1 | 66      | VDD       | 108     | DATA16   | 150     | GND      | 192     | VDD      |
| 25      | GND        | 67      | VDD       | 109     | DATA17   | 151     | ТСК      | 193     | ADDR2    |
| 26      | PWM_EVENT0 | 68      | GND       | 110     | VDD      | 152     | BSEL     | 194     | ADDR1    |
| 27      | BR1        | 69      | ACK       | 111     | DATA18   | 153     | BMS      | 195     | ADDR0    |
| 28      | BR2        | 70      | MS0       | 112     | DATA19   | 154     | GND      | 196     | GND      |
| 29      | VDD        | 71      | MS1       | 113     | DATA20   | 155     | GND      | 197     | FLAG0    |
| 30      | CLKIN      | 72      | GND       | 114     | GND      | 156     | VDD      | 198     | FLAG1    |
| 31      | XTAL       | 73      | GND       | 115     | NC       | 157     | RESET    | 199     | FLAG2    |
| 32      | VDD        | 74      | MS2       | 116     | DATA21   | 158     | VDD      | 200     | VDD      |
| 33      | GND        | 75      | MS3       | 117     | DATA22   | 159     | GND      | 201     | FLAG3    |
| 34      | SDCLK1     | 76      | FLAG11    | 118     | DATA23   | 160     | ADDR23   | 202     | NC       |
| 35      | GND        | 77      | VDD       | 119     | GND      | 161     | ADDR22   | 203     | NC       |
| 36      | VDD        | 78      | FLAG10    | 120     | VDD      | 162     | ADDR21   | 204     | GND      |
| 37      | SDCLK0     | 79      | FLAG9     | 121     | DATA24   | 163     | VDD      | 205     | IRQ0     |
| 38      | DMAR1      | 80      | FLAG8     | 122     | DATA25   | 164     | ADDR20   | 206     | IRQ1     |
| 39      | DMAR2      | 81      | GND       | 123     | DATA26   | 165     | ADDR19   | 207     | IRQ2     |
| 40      | HBR        | 82      | DATA0     | 124     | VDD      | 166     | ADDR18   | 208     | NC       |
| 41      | GND        | 83      | DATA1     | 125     | GND      | 167     | GND      |         |          |
| 42      | RAS        | 84      | DATA2     | 126     | DATA27   | 168     | GND      |         |          |

#### 300 100 300 208 VDD [ 156 VDD PIN 1 IDENTIFIER RSF0 155 GND 2 154 GND 153 BMS GND RCLK0 152 BSEL 151 TCK DR0A DR0B TFS0 150 GND 149 TMS 148 TDI 147 TRST 146 TDO 145 EMU TCLK0 8 VDD 9 GND 10 DT0A 11 DT0B 12 144 ID0 143 ID1 RFS1 GND 14 142 NC 141 VDD RCLK1 DR1A 16 140 VDD DR1B 17 18 139 GND TFS1 19 138 FLAG4 TCLK1 137 FLAG5 136 FLAG6 VDD 20 VDD 21 DT1A 22 135 GND DT1B 23 134 FLAG7 PWM\_EVENT1 24 133 DATA31 GND 25 132 DATA30 PWM\_EVENT0 26 131 VDD 130 VDD ADSP-21065L-EP BR1 27 TOP VIEW (Not to Scale) 129 GND 128 DATA29 BR2 28 VDD 29 CLKIN 127 DATA28 126 DATA27 30 3 XTAL 125 GND VDD 32 124 VDD GND 33 123 DATA26 SDCLK1 34 122 DATA25 GND 35 121 DATA24 120 VDD 119 GND VDD 36 SDCLK0 37 DMAR1 38 DMAR2 39 118 DATA23 HBR 40 117 DATA22 GND 41 116 DATA21 RAS 42 115 NC 114 GND 113 DATA20 CAS 43 SDWE 44 VDD 45 112 DATA19 DQM 46 111 DATA18 110 VDD 109 DATA17 SDCKE 47 SDA10 48 GND 49 108 DATA16 107 DATA15 DMAG1 50 106 GND 105 VDD 51 DMAG2 HBG 52 BMSTR 55 VDD 54 VDD 54 SBTS 56 NC = NO CONNECT

ADSP-21065L-EP

Figure 3. 208-Lead MQFP Pin Configuration

### **OUTLINE DIMENSIONS**



## ADSP-21065L-EP

### **ORDERING GUIDE**

| Model              | Notes | Temperature<br>Range | Instruction<br>Rate | On-Chip<br>SRAM | Operating<br>Voltage | Package Description               | Package<br>Option |
|--------------------|-------|----------------------|---------------------|-----------------|----------------------|-----------------------------------|-------------------|
| ADSP21065LSS240-EP | 1     | -55°C to +110°C      | 60 MHz              | 544K Bit        | 3.3 V                | 208-Lead Metric Quad Flat Package | S-208-2           |

<sup>1</sup>Matte tin terminal finish.

©2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09877-0-9/17(B)



www.analog.com