# ADSP-21065L SHARC ${ }^{\circledR}$ DSP Technical Reference 

[^0]
## Copyright Information

©2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

## Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

## Trademark and Service Mark Notice

The Analog Devices logo, the SHARC logo, EZ-ICE, and SHARC are registered trademarks of Analog Devices, Inc.

VisualDSP++ is a trademark of Analog Devices, Inc.
All other brand and product names are trademarks or service marks of their respective owners.

## CONTENTS

## PREFACE

For Additional Information About Analog Products ..... -xiii
For Technical or Customer Support ..... -xiv
What's This Book About and Who's It For? ..... -xiv
How to Use This Manual ..... -xvi
Related Documents ..... -xviii
Conventions of Notation ..... -xix
INSTRUCTION SET REFERENCE
Instruction Summary ..... A-2
Compute and Move/Modify Summary ..... A-4
Program Flow Control Summary ..... A-6
Immediate Move Summary ..... A-8
Miscellaneous Instructions Summary ..... A-9
Reference Notation Summary ..... A-11
Register Types Summary ..... A-15
Memory Addressing Summary ..... A-18
Opcode Notation ..... A-19
Universal Register Codes ..... A-24

## CONTENTS

Group I Instructions (Compute \& Move) ..... A-28
Compute/dreg $\Leftrightarrow \mathrm{DM} /$ dreg $\Leftrightarrow \mathrm{PM}$ (Type 1) ..... A-30
Compute (Type 2) ..... A-32
Compute/ureg $\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}$, register modify (Type 3) ..... A-33
Compute/dreg $\Leftrightarrow$ DM|PM, immediate modify (Type 4) ..... A-35
Compute/ureg $\Leftrightarrow$ ureg (Type 5) ..... A-37
Immediate Shift/dreg $\Leftrightarrow$ DM|PM (Type 6) ..... A-39
Compute/modify (Type 7) ..... A-42
Group II Instructions (Program Flow Control) ..... A-44
Direct Jump|Call (Type 8) ..... A-45
Indirect Jump|Call / Compute (Type 9) ..... A-48
Indirect Jump or Compute/dreg $\Leftrightarrow$ DM (Type 10) ..... A-52
Return From Subroutine|Interrupt/Compute (Type 11) ..... A-55
Do Until Counter Expired (Type 12) ..... A-58
Do Until (Type 13) ..... A-60
Group III Instructions (Immediate Move) ..... A-62
Ureg $\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}$ (direct addressing) (Type 14) ..... A-63
Ureg $\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}$ (indirect addressing) (Type 15) ..... A-65
Immediate data $\Rightarrow \mathrm{DM} \mid \mathrm{PM}$ (Type 16) ..... A-67
Immediate data $\Rightarrow$ ureg (Type 17) ..... A-69
Group IV Instructions (Miscellaneous) ..... A-70
System Register Bit Manipulation (Type 18) ..... A-71
Register Modify/bit-reverse (Type 19) ..... A-73
Push|Pop Stacks/Flush Cache (Type 20) ..... A-75
Nop (Type 21) ..... A-77
Idle (Type 22) ..... A-78
Idle16 (Type 23) ..... A-79
Cjump/Rframe (Type 24) ..... A-81
COMPUTE OPERATION REFERENCE
Single-Function Operations ..... B-2
ALU Operations ..... B-2
$R n=R x+R y$ ..... B-6
$R n=R x-R y$ ..... B-7
$R n=R x+R y+C I$ ..... B-8
$\mathrm{Rn}=\mathrm{Rx}-\mathrm{Ry}+\mathrm{CI}-1$ ..... B-9
$R n=(R x+R y) / 2$ ..... B-10
COMP(Rx, Ry) ..... B-11
$R n=R x+C I$ ..... B-12
$\mathrm{Rn}=\mathrm{Rx}+\mathrm{CI}-1$ ..... B-13
$\mathrm{Rn}=\mathrm{Rx}+1$ ..... B-14
$\mathrm{Rn}=\mathrm{Rx}-1$ ..... B-15
$R n=-R x$ ..... B-16
$\mathrm{Rn}=\mathrm{ABS} \mathrm{Rx}$ ..... B-17
$\mathrm{Rn}=$ PASS Rx ..... B-18
Rn = Rx AND Ry ..... B-19
Rn = Rx OR Ry ..... B-20
Rn = Rx XOR Ry ..... B-21
Rn = NOT Rx ..... B-22
Rn $=\operatorname{MIN}(R x, R y)$ ..... B-23
$\mathrm{Rn}=\mathrm{MAX}(\mathrm{Rx}, \mathrm{Ry})$ ..... B-24
Rn = CLIP Rx BY Ry ..... B-25
$F n=F x+F y$ ..... B-26
$\mathrm{Fn}=\mathrm{Fx}-\mathrm{Fy}$ ..... B-27
$\mathrm{Fn}=\mathrm{ABS}(\mathrm{Fx}+\mathrm{Fy})$ ..... B-28
$\mathrm{Fn}=\mathrm{ABS}(\mathrm{Fx}-\mathrm{Fy})$ ..... B-29
$F n=(F x+F y) / 2$ ..... B-30
COMP(Fx, Fy) ..... B-31
$\mathrm{Fn}=-\mathrm{Fx}$ ..... B-32
Fn = ABS Fx ..... B-33
Fn = PASS Fx ..... B-34
Fn = RND Fx ..... B-35
Fn = SCALB Fx BY Ry ..... B-36
Rn = MANT Fx ..... B-37
Rn $=$ LOGB Fx ..... B-38
Rn = FIX Fx
Rn = TRUNC Fx Rn = FIX Fx BY Ry Rn = TRUNC Fx BY Ry ..... B-39
Fn = FLOAT Rx BY Ry
$\mathrm{Fn}=\mathrm{FLOAT} \mathrm{Rx}$ ..... B-41
Fn = RECIPS Fx ..... B-42
Fn = RSQRTS Fx ..... B-44
Fn $=$ Fx COPYSIGN Fy ..... B-46
$\mathrm{Fn}=\mathrm{MIN}(\mathrm{Fx}, \mathrm{Fy})$ ..... B-47
$\mathrm{Fn}=\operatorname{MAX}(\mathrm{Fx}, \mathrm{Fy})$ ..... B-48
Fn = CLIP Fx BY Fy ..... B-49
Multiplier Operations ..... B-50
$\mathrm{Rn}=\mathrm{Rx}$ * $\mathrm{Ry} \bmod 2$
$\mathrm{MRF}=\mathrm{Rx} *$ Ry mod2
$\mathrm{MRB}=\mathrm{Rx} *$ Ry mod2 ..... B-54
$\mathrm{Rn}=\mathrm{MRF}+\mathrm{Rx} * \mathrm{Ry} \bmod 2$
$\mathrm{Rn}=\mathrm{MRB}+\mathrm{Rx}^{*} \mathrm{Ry} \bmod 2$
$\mathrm{MRF}=\mathrm{MRF}+\mathrm{Rx}^{*} \mathrm{Ry} \bmod 2$
$\mathrm{MRB}=\mathrm{MRB}+\mathrm{Rx} * \mathrm{Ry} \bmod 2$ ..... B-55
$\mathrm{Rn}=\mathrm{MRF}-\mathrm{Rx} * \mathrm{Ry} \bmod 2$
$\mathrm{Rn}=\mathrm{MRB}-\mathrm{Rx} * \mathrm{Ry} \bmod 2$
$\mathrm{MRF}=\mathrm{MRF}-\mathrm{Rx} * \mathrm{Ry} \bmod 2$
$\mathrm{MRB}=\mathrm{MRB}-\mathrm{Rx} * \mathrm{Ry} \bmod 2$ ..... B-56
$\mathrm{Rn}=$ SAT MRF $\bmod 1$
Rn = SAT MRB mod1
MRF $=$ SAT MRF $\bmod 1$
MRB $=$ SAT MRB mod 1 ..... B-57
Rn $=$ RND MRF $\bmod 1$
$\mathrm{Rn}=\mathrm{RND}$ MRB $\bmod 1$
MRF $=$ RND MRF $\bmod 1$
$M R B=R N D M R B \bmod 1$ ..... B-58
MRF $=0$
$\mathrm{MRB}=0$ ..... B-59
$\mathrm{MR}=\mathrm{Rn} / \mathrm{Rn}=\mathrm{MR}$ ..... B-60
$\mathrm{Fn}=\mathrm{Fx} * \mathrm{Fy}$ ..... B-62
Shifter Operations ..... B-63
Rn = LSHIFT Rx BY Ry
Rn = LSHIFT Rx BY <data8> ..... B-65
Rn = Rn OR LSHIFT Rx BY Ry
$\mathrm{Rn}=\mathrm{Rn}$ OR LSHIFT Rx BY <data8> ..... B-66
Rn = ASHIFT Rx BY Ry
Rn = ASHIFT Rx BY <data8> ..... B-67
Rn = Rn OR ASHIFT Rx BY Ry $\mathrm{Rn}=\mathrm{Rn}$ OR ASHIFT Rx BY <data8> ..... B-68
Rn = ROT Rx BY Ry
Rn = ROT Rx BY <data8> ..... B-69
Rn = BCLR Rx BY Ry
Rn = BCLR Rx BY <data8> ..... B-70
Rn = BSET Rx BY Ry Rn = BSET Rx BY <data8> ..... B-71
Rn = BTGL Rx BY Ry
Rn = BTGL Rx BY <data8> ..... B-72
BTST Rx BY Ry BTST Rx BY <data8> ..... B-73
Rn = FDEP Rx BY Ry
Rn = FDEP Rx BY <bit6>:<len6> ..... B-74
Rn $=\mathrm{Rn}$ OR FDEP Rx BY Ry Rn = Rn OR FDEP Rx BY <bit6>:<len6> ..... B-76
Rn = FDEP Rx BY Ry (SE) Rn = FDEP Rx BY <bit6>:<len6> (SE) ..... B-78
Rn = Rn OR FDEP Rx BY Ry (SE)
Rn = Rn OR FDEP Rx BY <bit6>:<len6> (SE) ..... B-80
Rn = FEXT Rx BY Ry
Rn = FEXT Rx BY <bit6>:<len6> ..... B-82
Rn = FEXT Rx BY Ry (SE)
Rn = FEXT Rx BY <bit6>:<len6> (SE) ..... B-84
$\mathrm{Rn}=\mathrm{EXP} \mathrm{Rx}$ ..... B-86
$\mathrm{Rn}=\mathrm{EXP} \mathrm{Rx}(\mathrm{EX})$ ..... B-87
Rn = LEFTZ Rx ..... B-88
Rn = LEFTO Rx ..... B-89
$\mathrm{Rn}=\mathrm{FPACK} \mathrm{Fx}$ ..... B-90
Fn = FUNPACK Rx ..... B-92
Multifunction Computations ..... B-94
Dual Add/Subtract (Fixed-Pt.) ..... B-96
Dual Add/Subtract (Floating-Pt.) ..... B-98
Parallel Multiplier and ALU (Fixed-Pt.) ..... B-100
Parallel Multiplier \& ALU (Floating-Point) ..... B-101
Parallel Multiplier and Dual Add/Subtract ..... B-104

## NUMERIC FORMATS

Single-Precision Floating-Point Format ..... C-2
Extended-Precision Floating-Point Format ..... C-4
Short Word Floating-Point Format ..... C-5
Fixed-Point Formats ..... C-8
JTAG TEST ACCESS PORT
Test Access Port (TAP) ..... D-2
Instruction Register ..... D-3
Boundary Register ..... D-6
Device Identification Register ..... D-28
Built-In Self-Test Instructions (BIST) ..... D-28
Private Instructions ..... D-29
References ..... D-29
CONTROL AND STATUS REGISTERS
System Registers ..... E-2
Latencies-Effect and Read ..... E-4
System Register Bit Manipulation Instruction ..... E-5
Bit Test Flag ..... E-6
ASTAT
Arithmetic Status Register ..... E-8
IMASK and IRPTL Interrupt Mask and Latch Registers ..... E-12
MODE1 Register ..... E-16
MODE2 Register ..... E-21
Sticky Status Register (STKY) ..... E-27
IOP Registers ..... E-31
IOP Registers Summary ..... E-31
IOP Register Access Restrictions ..... E-40
IOP Register Group Access Contention ..... E-41
IOP Register Write Latencies ..... E-42
DMACx
External Port DMA Control Registers ..... E-54
DMASTAT
DMA Channel Status Register ..... E-64
IOCTL
Programmable I/O and SDRAM Control Register ..... E-68
IOSTAT
Programmable I/O Status Register ..... E-75
RDIVx/TDIVx
SPORT Divisor Registers ..... E-78
SRCTLx
SPORT Receive Control Register ..... E-81
STCTLx
SPORT Transmit Control Register ..... E-90
SYSCON
System Configuration Register ..... E-99
SYSTAT
System Status Register ..... E-106
WAIT
External Memory Wait State Control Register ..... E-111
SYMBOL DEFINITIONS FILE
(def2 1065L.h) ..... E-116
INTERRUPT VECTOR ADDRESSESINDEX

## PREFACE

Congratulations on your purchase of Analog Devices ADSP-21065L SHARC ${ }^{\circledR}$ DSP, the high-performance Digital Signal Processor of choice! The ADSP-21065L is a 32 -bit DSP with 544 K bits of on-chip memory that is designed to support a wide variety of applications-audio, automotive, communications, industrial, and instrumentation.

## For Additional Information About Analog Products

Analog Devices is online on the internet at http://www.analog.com. Our Web pages provide information on the company and products, including access to technical information and documentation, product overviews, and product announcements. You may also obtain additional information about Analog Devices and its products in any of the following ways:

- Visit our World Wide Web site at www. analog.com.
- FAX questions or requests for information to 1(781)461-3010.
- Send questions by mail to:

Analog Devices, Inc.
One Technology Way
P.O. Box 9106

Norwood, MA 02062-9106
USA

- Access the division's File Transfer Protocol (FTP) site at ftp ftp.analog.com or ftp 137.71.23.21 or ftp://ftp.anlog.com. This site is a mirror of the BBS.


## For Technical or Customer Support

You can reach our Customer Support group in the following ways:

- Visit our World Wide Web site at www. analog.com.
- Call the Analog Devices automated Customer Support Hot Line at 1(800)ANALOG-D.
- E-mail questions to dsp.support@analog.com or dsp.europe@analog.com (European customer support).


## What's This Book About and Who's It For?

The ADSP-21065L documentation set contains two manuals, the ADSP-21065L SHARC DSP User's Manual and the ADSP-21065L SHARC DSP Technical Reference. These manuals are reference guides for hardware and software engineers who want to develop applications using the ADSP-21065L. These manuals assume that the user has a working knowledge of the ADSP-21065L's Super Harvard Architecture.

The ADSP-21065L SHARC DSP User's Manual describes the architecture and operation of the ADSP-21065L's individual components, intercomponent connections and access, off-chip connections and access, and the processor's hardware/software interface.

The information in this book includes:

- Pin definitions and instructions for connecting the pins to external devices and peripherals in single- and multiprocessor systems.
- Processor features and instructions for configuring the processor for specific operation options.
- Internal and external data paths and instructions for moving data between internal components and between the processor and external devices and peripherals.
- Timing, sequencing, and throughput of control signals and data accesses.

The ADSP-21065L SHARC DSP Technical Reference provides detailed technical information on programming the ADSP-21065L. This information includes:

- A description of each instruction in the processor's instruction set, supported numeric formats, and the default bit definitions for all of the processor's control and status registers.
- A description of the pins and the control and data registers of the JTAG test access port.
- A list of all vector interrupts and their addresses.

To supplement the information in these manuals, users can attend scheduled workshops sponsored by Analog Devices, Inc. (ADI) and access other ADI documentation related specifically to this product. For details, see "Related Documents" on page xviii.

## How to Use This Manual

| For information on... | See... |
| :---: | :---: |
| ALU operation | Chapter 2, Computation Units; Appendix B, Compute Operation Reference |
| Address generation | Chapter 4, Data Addressing; Chapter 5, Memory; Chapter 6, DMA |
| Booting | Chapter 5, Memory; Chapter 7, System Design |
| Clock generation | Chapter 9, Serial Ports; Chapter 11, Programmable Timers and I/O Ports; Chapter 12, System Design |
| Computation units | Chapter 2, Computation Units; Appendix B, Compute Operation Reference; Appendix C, Numeric Formats |
| Data delays, latencies, throughput | Chapter 10, SDRAM Interface; Chapter 12, System Design |
| Data packing | Chapter 6, DMA; Chapter 8, Host Interface; Chapter 9, Serial Ports |
| DMA | Chapter 6, DMA; Chapter 7, Multiprocessing; Chapter 8, Host Interface |
| External port | Chapter 6, DMA; Chapter 7, Multiprocessing; Chapter 8, Host Interface |
| High-frequency design issues | Chapter 12, System Design |
| Host interface | Chapter 8, Host Interface |
| Instruction cache | Chapter 3, Program Sequencing; Chapter 5, Memory |


| For information on... | See... |
| :--- | :--- |
| Instruction set | Appendix A, Instruction Set Reference; <br> Appendix B, Compute Operation Reference; <br> Appendix C, Numeric Formats |
| Internal buses | Chapter 5, Memory; Chapter 6, DMA; Chapter <br> 8, Host Interface |
| Interrupts | Chapter 3, Program Sequencing; Chapter 5, <br> Memory; Appendix F, Interrupt Vector <br> Addresses |
| JTAG test port | Chapter 12, System Design; Appendix D, JTAG <br> Test Acces P Port |
| Memory | Chapter 5, Memory |
| Multiplier operation | Chapter2, Computation Units; Appendix B, <br> Compute Operation Reference |
| Multiprocessing | Chapter 7, Multiprocessing |
| Pin definitions | Chapter 12, System Design |
| Processor <br> architecture | Chapter 1, Introduction |
| Processor <br> configuration | Chapter 13, Programming Considerations <br> Program flow <br> considerations <br> Programmable I/0 |
| Programmable timers | Chapter 11, Programmable Timers and I/0 <br> Ports |

## Related Documents

| For information on... | See... |
| :--- | :--- |
| Reset | Chapter 7, Multiprocessing; Chapter 9, <br> Serial Ports; Chapter 12, System Design |
| SDRAM interface | Chapter 10 SDRAM Interface |
| Serial ports | Chapter 9, Serial Ports |
| Shifter operation | Chapter 2, Computation Units; Appendix B, <br> Compute Operation Reference |
| System Design | Chapter 12, System Design <br> Wait states <br> Chapter 5, Memory; Chapter 12, System <br> Design; Appendix E, Control and Status Reg- <br> isters |
| Indexes | Both manuals are cross-indexed. Pages with <br> an alphabetic prefix (as C-12) reference <br> information in ADSP-2lO65L SHARC DSP Techni- <br> Cal Reference. Pages with a numeric prefix <br> (as 5-41) reference information in <br> ADSP-2lO65L SHARC DSP User's Manual. |

## Related Documents

For information on related products, see the following documents available from Analog Devices, Inc.:

- ADSP-21065L SHARC DSP, 198 MFLOPS, $3.3 v$ Data Sheet (Rev. C, 6/03)
- VisualDSP++ Quick Installation Reference Card
- VisualDSP++ 3.0 User's Guide for SHARC DSPs
- VisualDSP++3.0 Getting Started Guide for SHARC DSPs
- VisualDSP++ 3.0 C/C++ Compiler and Library Manual for SHARC DSPs
- VisualDSP++ 3.0 Linker and Utilities Manual for SHARC DSPs
- VisualDSP++ 3.0 Assembler and Preprocessor Manual for SHARC DSPs
- VisualDSP++ 3.0 Kernel (VDK) User's Guide
- VisualDSP++ 3.0 Component Software Engineering User's Guide


## Conventions of Notation

The following conventions apply to all chapters within this manual. Additional conventions that apply to specific chapters only are documented at the beginning of the chapter in which they appear.

| This notation... | Denotes... |
| :--- | :--- |
| Letter Gothic <br> font | Code, software or command line options or key- <br> words; input you must enter from the keyboard. |
| Italics | Special terminology; titles of books. |
| A hint or tip. |  |
| A warning or caution. |  |

Conventions of Notation

## A INSTRUCTION SET REFERENCE

Appendix A and B describe the processor's instruction set. This appendix explains each instruction type, including the assembly language syntax and opcodes, which result from instruction assembly.

Many instructions' opcodes contain a COMPUTE field that specifies a compute operation using the ALU, Multiplier, or Shifter. Because a large number of options are available for computations, their descriptions appear in Appendix B.

Because data moves between the MR registers and the Register File are considered Multiplier operations, their descriptions appear in Appendix B.

## Instruction Summary

Each instruction is specified in this appendix. The reference page for an instruction shows the syntax of the instruction, describes its function, gives one or two assembly-language examples, and identifies fields of its opcode. The instruction types are organized into four groups:

- "Group I Instructions (Compute \& Move)" on page A-28

These instruction specify a compute operation in parallel with one or two data moves or an index register modify.

- "Group II Instructions (Program Flow Control)" on page A-44

These instructions specify various types of branches, calls, returns, and loops. Some may also specify a compute operation or a data move.

- "Group III Instructions (Immediate Move)" on page A-62

These instructions use immediate instruction fields as operators for addressing.

- "Group IV Instructions (Miscellaneous)" on page A-70

These instructions include bit modify, bit test, no operation, and idle.

The instructions are referred to by type, ranging from 1 to 23 . These types correspond to the opcodes that the processor recognizes, but are for reference only and have no bearing on programming.

Some instructions have more than one syntactical form; for example, instruction "Compute/dreg $\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}$, immediate modify (Type 4)" on page A-35 has four distinct forms.

Many instructions can be conditional. These instructions are prefaced by IF COND; for example:

If COND compute, $\mid$ DM(Ia,Mb)| = ureg;
In a conditional instruction, the execution of the entire instruction is based on the specified condition.

## Compute and Move/Modify Summary

Compute and move/modify instructions are classed as Group I instructions, and they provide math, conditional, memory or register access services. For a complete description of these instructions, see the noted pages.
(a6) For all compute and move/modify instructions, IF COND is optional.

## "Compute/dreg $\Leftrightarrow$ DM/dreg $\Leftrightarrow$ PM (Type 1)" page A-30

```
compute |, DM(Ia, Mb) = dreg1 
```

"Compute (Type 2)" on page A-32

```
IF COND compute ;
```

"Compute/ureg $\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}$, register modify (Type 3)" on page A-33

＂Compute／dreg $\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}$ ，immediate modify（Type 4）＂on page A－35

$$
\begin{aligned}
& \left|\begin{array}{ll}
, & \text { DM(<data } 6\rangle, \\
, & \text { Ia }) \\
\text { PM(<data6>, } & \text { Ic })
\end{array}\right| \quad=\text { dreg ; } \\
& \text {, dreg }=\left|\begin{array}{l}
\text { DM(Ia, <data6>) ; } \\
\text { PM(Ic, 〈data6>) ; }
\end{array}\right| \\
& \text {, dreg }=\left\lvert\, \begin{array}{ll}
\text { DM (<data } 6\rangle, & \text { Ia) ; } \\
\text { PM(〈data } 6\rangle, & \text { Ic }) ~ ; ~
\end{array}\right.
\end{aligned}
$$

＂Compute／ureg $\Leftrightarrow$ ureg（Type 5）＂on page A－37

```
IF COND compute, ureg1 = ureg2 ;
```

＂Immediate Shift／dreg $\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}$（Type 6）＂on page A－39

$$
\begin{aligned}
& \text { IF COND shiftimm } \left.\left|\begin{array}{l}
\text {, DM(Ia, Mb) } \\
\\
\quad, \quad \text { PM (Ic, Md) }
\end{array}\right| \begin{array}{l}
=\text { dreg } ; \\
\end{array} \quad \right\rvert\, \begin{array}{l}
\text { DM(Ia, Mb) ; } \\
\text { PM(Ic, Md) ; }
\end{array}
\end{aligned}
$$

＂Compute／modify（Type 7）＂on page A－42

$$
\begin{array}{ll|l}
\text { IF COND compute } \quad \text {, MODIFY } & \begin{array}{l}
\text { (Ia, Mb) } \\
\text { (Ic, Md) }
\end{array}
\end{array}
$$

## Program Flow Control Summary

Program flow control instructions are classed as Group II instructions， and they provide control of program execution flow．For a complete description of these instructions，see the noted pages．

For all program flow control instructions，except type 10 instructions，IF COND is optional．
＂Direct Jump｜Call（Type 8）＂on page A－45

| $\begin{aligned} & \text { IF COND } \\ & \text { JUMP } \end{aligned}$ | ＜addr24＞ <br> （PC，〈reladdr24〉） | $(D B)$ $(L A)$ $(C I)$ （DB，LA ） （DB，CI） |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { IF COND } \\ & \text { CALL } \end{aligned}$ | ＜addr24＞ <br> （PC，〈reladdr24＞） | （ DB） |

＂Indirect Jump｜Call／Compute（Type 9）＂on page A－48

| $\begin{aligned} & \text { IF COND } \\ & \text { JUMP } \end{aligned}$ | （Md，Ic） <br> （PC，〈reladdr6＞） | $\begin{gathered} (D B) \\ (L A) \\ (C I) \\ (D B, L A) \\ (D B, C I) \end{gathered}$ | ，compute <br> ELSE compute |
| :---: | :---: | :---: | :---: |
| IF COND CALL | （Md，Ic） <br> （PC，〈reladdr6＞） | （DB） | ，compute <br> ELSE compute |

＂Indirect Jump or Compute／dreg $\Leftrightarrow$ DM（Type 10）＂on page A－52

| $\begin{array}{l}\text { IF COM } \\ \text { Jump }\end{array} \left\lvert\, \begin{array}{c}\text {（Md，Ic）} \\ (P C,\langle r e l a d d r 6>\end{array}\right.$ |
| :--- | :---: |$|$ ，Else \(\left\lvert\, \begin{aligned} \& compute，DM（Ia，Mb）＝dreg ； <br>

\& compute，dreg＝DM（Ia，Mb）；\end{aligned}\right.\)
"Return From Subroutine|Interrupt/Compute (Type 11)" on page A-55

| IF | COND | RTS | $\begin{gathered} (D B) \\ (L R) \\ (D B, \quad L R) \end{gathered}$ | , compute <br> ELSE compute |
| :---: | :---: | :---: | :---: | :---: |
| IF | COND | RTI | ( DB ) | , compute <br> ELSE compute |

"Do Until Counter Expired (Type 12)" on page A-58

"Do Until (Type 13)" on page A-60

D0

$$
\left.\begin{gathered}
\langle a d d r 24\rangle \\
(P C,\langle r e 1 a d d r 24\rangle)
\end{gathered} \right\rvert\, \text { UNTIL termination ; }
$$

## Immediate Move Summary

Immediate move instructions are classed as Group III instructions, and they provide memory and register access services. For a complete description of these instructions, see the noted pages.
"Ureg $\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}$ (direct addressing) (Type 14)" on page A-63
DM(〈addr32>) ;
PM(<addr24>)

## "Ureg $\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}$ (indirect addressing) (Type 15)" on page A-65

$$
\begin{aligned}
& \text { DM(<data32>, Ia) ; } \\
& \text { PM(<data24>, Ic) ; }
\end{aligned}
$$

```
```

    DM(<data32>, Ia) = ureg ;
    ```
    DM(<data32>, Ia) = ureg ;
    PM(<data24>, Ic)
    PM(<data24>, Ic)
ureg =
```

ureg =

```
"Immediate data \(\Rightarrow \mathrm{DM} \mid \mathrm{PM}\) (Type 16)" on page A-67
\(\left|\begin{array}{l}\text { DM(Ia, Mb) } \\ \operatorname{PM}(I c, M d)\end{array}\right|=\langle d a t a 32\rangle ;\)
"Immediate data \(\Rightarrow\) ureg (Type 17)" on page A-69
```

ureg = <data32> ;

```

\section*{Miscellaneous Instructions Summary}

Miscellaneous instructions are classed as Group IV instructions, and they provide system register, bit manipulation, and low power services. For a complete description of these instructions, see the noted pages.
"System Register Bit Manipulation (Type 18)" on page A-71
BIT
```

SET | sreg <data32> ;

```
CLR
TGL
TST

XOR
"Register Modify/bit-reverse (Type 19)" on page A-73
MODIFY
\[
\left|\begin{array}{ll}
\text { (Ia, } & \langle\operatorname{data32>}) \\
(\text { Ic, } & \langle d a t a 24>)
\end{array}\right| ;
\]

Bitrev
\[
\left|\begin{array}{ll}
\text { (Ia, } & \langle\operatorname{data} 32>) \\
\text { (Ic, } & \langle\text { data } 24>)
\end{array}\right| \text {; }
\]
"Push|Pop Stacks/Flush Cache (Type 20)" on page A-75
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { PUSH } \\
& \text { POP }
\end{aligned}
\] & LOOP , & \[
\begin{aligned}
& \text { PUSH } \\
& \text { POP }
\end{aligned}
\] & STS & \[
\begin{aligned}
& \text { PUSH } \\
& \text { POP }
\end{aligned}
\] & PCSTK, FLUSH CACHE \\
\hline
\end{tabular}
"Nop (Type 21)" on page A-77
NOP ;
"Idle (Type 22)" on page A-78
IDLE ;

\section*{Instruction Summary}
"Idle16 (Type 23)" on page A-79
```

    IDLE16 ;
    ```
"Cjump/Rframe (Type 24)" on page A-81
CJUMP \(\left|\begin{array}{c}\text { function } \\ (P C, \text { <re1addr24>) }\end{array}\right| \quad\) (DB) ;

RFRAME ;

\section*{Reference Notation Summary}

The conventions for instruction syntax descriptions appear in Table A-1. This section also covers other parts of the instruction syntax and opcode information.

\section*{Table A-1. Instruction set notation}
\begin{tabular}{|c|c|}
\hline Notation & Meaning \\
\hline \(\Leftrightarrow\) & Data transfer (read/write) direction. \\
\hline UPPERCASE & Explicit syntax-assembler keyword (notation only; assembler is case-insensitive and lowercase is the preferred programming convention) \\
\hline ; & Semicolon (instruction terminator) \\
\hline , & Comma (separates parallel operations in an instruction) \\
\hline italics & Optional part of instruction \\
\hline \{comment \} & Brackets enclose comments or remarks that explain code. Ignored by assembler. \\
\hline \[
\left\lvert\, \begin{array}{r}
\text { option1 } \\
\text { option2 }
\end{array}\right.
\] & List of options between vertical bars (choose one) \\
\hline compute & ALU, Multiplier, Shifter or multifunction operation (see Appendix B, Compute Operation Reference) \\
\hline shiftimm & Shifter immediate operation (see Appendix B, Compute Operation Reference) \\
\hline condition & Status condition (see Table A-2 on page A-13) \\
\hline termination & Loop termination condition (see Table A-2 on page A-13) \\
\hline
\end{tabular}

Table A-1. Instruction set notation (Cont'd)
\begin{tabular}{|l|l|}
\hline Notation & Meaning \\
\hline \hline ureg & Universal register \\
\hline sreg & System register \\
\hline dreg & Data register (Register File): R15-R0 or F15-F0 \\
\hline Ia & I7-I0 (DAG1 index register) \\
\hline Mb & M7-M0 (DAG1 modify register) \\
\hline Ic & I15-I8 (DAG2 index register) \\
\hline Md & M15-M8 (DAG2 modify register) \\
\hline <datan> & n-bit immediate data value \\
\hline <addrn> & n-bit immediate address value immediate PC-relative address value \\
\hline <reladdrn> & Delayed branch \\
\hline (DB) & Loop abort (pop loop and PC stacks on branch) \\
\hline (LA) & Clear interrupt \\
\hline (CI) &
\end{tabular}

In a conditional instruction, execution of the entire instruction depends on the specified condition (cond or terminate). Table A-2 lists the codes that you can use in conditionals.

Table A-2. Condition and termination codes (IF \& DO UNTIL)
\begin{tabular}{|l|l|}
\hline Condition & Description \\
\hline \hline EQ & ALU equal zero \\
\hline LT & ALU less than zero \\
\hline LE & ALU less than or equal zero \\
\hline AC & ALU carry \\
\hline AV & Multiplier overflow \\
\hline MV & Multiplier sign \\
\hline MS & Shifter overflow \\
\hline SV & Fhifter zero \\
\hline SZ & Flag 1 input \\
\hline FLAG0_IN & Flag 2 input \\
\hline FLAG1_IN & Flag 3 input \\
\hline FLAG2_IN & Bit test flag \\
\hline FLAG3_IN & Bus master \\
\hline TF & Loop counter expired (D0 UNTIL) \\
\hline BM & LCE
\end{tabular}

Table A-2. Condition and termination codes (IF \& DO UNTIL) (Cont'd)
\begin{tabular}{|l|l|}
\hline Condition & Description \\
\hline \hline NOT LCE & Loop counter not expired (IF) \\
\hline NE & ALU not equal to zero \\
\hline GE & ALU greater than or equal zero \\
\hline GT & Not ALU carry \\
\hline NOT AC & Not ALU overflow \\
\hline NOT AV & Not Multiplier overflow \\
\hline NOT MV & Not Multiplier sign \\
\hline NOT MS & Not Shifter overflow \\
\hline NOT SV & Not Shifter zero \\
\hline NOT SZ & Not Flag o input \\
\hline NOT FLAGO_IN & Not Flag 1 input \\
\hline NOT FLAG1_IN & Alar \\
\hline NOT FLAG2_IN & Not Flag 2 input \\
\hline NOT FLAG3_IN & Not Flag 3 input \\
\hline NOT TF & Not bit test flag \\
\hline NBM & Not bus master \\
\hline TRUE & Always true (IF) \\
\hline
\end{tabular}

\section*{Register Types Summary}

The processor contains three types of registers: Universal registers, Multiplier registers, and IOP registers. Table A-3 and Table A-4 list the Universal and Multiplier registers, which are associated with the processor's core. The IOP registers are associated with the processor's I/O processor and are described in Appendix E, Control and Status Registers.

Table A-3. Universal registers (UREG)
\begin{tabular}{|c|c|c|}
\hline Type & Subregisters & Function \\
\hline \multirow[t]{2}{*}{Register File} & R0-R15 & Register file locations, fixed-point \\
\hline & F0-F15 & Register file locations, floating-point \\
\hline \multirow[t]{8}{*}{Program Sequencer} & PC & Program counter (read-only) \\
\hline & PCSTK & Top of PC stack \\
\hline & PCSTKP & PC stack pointer \\
\hline & FADDR & Fetch address (read-on1y) \\
\hline & DADDR & Decode address (read-only) \\
\hline & LADDR & Loop termination address, code; top of loop address stack \\
\hline & CURLCNTR & Current loop counter; top of loop count stack \\
\hline & LCNTR & Loop count for next nested counter-controlled loop \\
\hline Data Address Generators & I 0-I 7 & DAG1 index registers \\
\hline
\end{tabular}

Table A-3. Universal registers (UREG) (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Type & Subregisters & Function \\
\hline \multirow[t]{7}{*}{\begin{tabular}{l}
Data Address \\
Generators \\
(Cont'd)
\end{tabular}} & M0-M7 & DAG1 modify registers \\
\hline & L0-L7 & DAG1 length registers \\
\hline & B0-B7 & DAG1 base registers \\
\hline & I8-I15 & DAG2 index registers \\
\hline & M8- M15 & DAG2 modify registers \\
\hline & L8-L15 & DAG2 1ength registers \\
\hline & B8-B15 & DAG2 base registers \\
\hline \multirow[t]{3}{*}{Bus Exchange} & PX1 & PMD-DMD bus exchange 1 (16 bits) \\
\hline & PX2 & PMD-DMD bus exchange 2 (32 bits) \\
\hline & PX & 48-bit combination of PX1 and PX2 \\
\hline \multirow[t]{6}{*}{System Registers (core)} & MODE1 & Mode control and status \\
\hline & MODE2 & Mode control and status \\
\hline & I RPTL & Interrupt latch \\
\hline & IMASK & Interrupt mask \\
\hline & IMASKP & Interrupt mask pointer (for nesting) \\
\hline & ASTAT & Arithmetic status flags, bit test flag, etc. \\
\hline
\end{tabular}

\section*{A-16 ADSP-21065L SHARC DSP Technical Reference}

Table A-3. Universal registers (UREG) (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Type & Subregisters & Function \\
\hline \hline \begin{tabular}{l} 
System \\
Registers
\end{tabular} & STKY & \begin{tabular}{l} 
Sticky arithmetic status \\
flags, stack status flags, \\
etc.
\end{tabular} \\
\cline { 2 - 3 } (Cont'd) & USTAT1 & User status register 1 \\
\cline { 2 - 3 } & USTAT2 & User status register 2 \\
\hline
\end{tabular}

Table A-4. Multiplier registers
\begin{tabular}{|l|l|}
\hline Registers & Function \\
\hline \hline MR, MR0-MR2 & Multiplier results \\
\hline MRF, MR0F-MR2F & Multiplier results, foreground \\
\hline MRB, MROB-MR2B & Multiplier results, background \\
\hline
\end{tabular}

\section*{Memory Addressing Summary}

The processor supports the following types of addressing:
Direct Addressing
Absolute address (Instruction Types 8, 12, 13, 14)
```

dm(0x000015F0) = astat;
if ne jump 1abel2; {'1abel2' is an address label}

```

PC-relative address (Instruction Types 8, 9, 10, 12, 13)
call(pc,10), r0=r6+r3;
do(pc,length) until sz; \{'length' is a variable\}
Indirect Addressing (using DAG registers):
Postmodify with M register, update I register
(Instruction Types 1, 3, 6, 16)
```

f5=pm(i9,m12);
dm(i0,m3)=r3, r1=pm(i15,m10);

```

Premodify with M register, no update
(Instruction Types 3, 9, 10)
```

r1=pm(m10,i15);
jump(m13,i11);

```

Postmodify with immediate value, update I register
(Instruction Type 4)
```

f15=dm(i0,6);
if av r1=pm(i15,0\times11);

```

Premodify with immediate value, no update (Instruction Types 4, 15)
```

if av r1=pm(0x11,i15);
dm(127,i5)=1addr;

```

\section*{Opcode Notation}

In the processor's opcodes, some bits are explicitly defined as zeros (0s) or ones (1s). The values of other bits or fields set various parameters for the instruction. The processor ignores unspecified bits when it decodes the instruction, but reserves the bits for future use. Table A-5 lists and defines the bits, fields, and states of these opcodes.

Table A-5. Opcode acronyms
\begin{tabular}{|c|c|c|}
\hline Bit/Field & Description & States \\
\hline A & Loop abort code & \begin{tabular}{l}
0 Do not pop loop, PC stacks on branch \\
1 Pop loop, PC stacks on branch
\end{tabular} \\
\hline ADDR & Immediate address field & \\
\hline A I & Computation unit register & 0000 MR0F
0001 MR1F
0010 MR2F
0100 MR0B
0101 MR1B
0110 MR2B \\
\hline B & Branch type & \[
\begin{array}{ll}
0 & \text { Jump } \\
1 & \text { Ca11 }
\end{array}
\] \\
\hline B0P & Bit Operation select codes & ```
0 0 0 ~ S e t
001 Clear
010 Togg7e
100 Test
101 X0R
``` \\
\hline
\end{tabular}

Table A-5. Opcode acronyms (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit/Field & Description & States \\
\hline COMPUTE & Compute operation field (see Appendix B, Compute Operation Reference) & \\
\hline COND & Status Condition codes & 0-31 \\
\hline C I & Clear interrupt code & \begin{tabular}{l}
0 Do not clear current interrupt \\
1 Clear current interrupt
\end{tabular} \\
\hline CU & Computation unit select codes & \begin{tabular}{l}
00 ALU \\
01 Multiplier \\
10 Shifter
\end{tabular} \\
\hline DATA & Immediate data field & \\
\hline DEC & Counter decrement code & \begin{tabular}{l}
0 No counter decrement \\
1 Counter decrement
\end{tabular} \\
\hline DMD & Memory access direction & \begin{tabular}{l}
0 Read \\
1 Write
\end{tabular} \\
\hline DMI & Index (I) register numbers, DAG1 & 0-7 \\
\hline DMM & Modify (M) register numbers, DAG1 & 0-7 \\
\hline DREG & Register file locations & 0-15 \\
\hline E & ELSE clause code & \begin{tabular}{l}
0 No ELSE clause \\
1 ELSE clause
\end{tabular} \\
\hline
\end{tabular}

Table A-5. Opcode acronyms (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit/Field & Description & States \\
\hline FC & Flush cache code & \begin{tabular}{l}
0 No cache flush \\
1 Cache flush
\end{tabular} \\
\hline G & DAG/Memory select & \begin{tabular}{l}
0 DAG1 or Data Memory \\
1 DAG2 or Program Memory
\end{tabular} \\
\hline INC & Counter increment code & \begin{tabular}{l}
0 No counter increment \\
1 Counter increment
\end{tabular} \\
\hline J & Jump Type & \begin{tabular}{l}
0 nondelayednondelayed \\
1 Delayed
\end{tabular} \\
\hline LPO & Loop stack pop code & \begin{tabular}{l}
0 No stack pop \\
1 Stack pop
\end{tabular} \\
\hline LPU & Loop stack push code & \begin{tabular}{l}
0 No stack push \\
1 Stack push
\end{tabular} \\
\hline LR & Loop reentry code & \begin{tabular}{l}
0 No loop reentry \\
1 Loop reentry
\end{tabular} \\
\hline NUM & Interrupt vector & 0-7 \\
\hline OPCODE & \begin{tabular}{l}
Computation unit opcodes (see \\
Appendix B, Compute \\
Operation Reference)
\end{tabular} & \\
\hline PMD & Memory access direction & \begin{tabular}{l}
0 Read \\
1 Write
\end{tabular} \\
\hline PMI & Index (I) register numbers, DAG2 & 8-15 \\
\hline
\end{tabular}

Table A-5. Opcode acronyms (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit/Field & Description & States \\
\hline PMM & Modify (M) register numbers, DAG2 & 8-15 \\
\hline PPO & PC stack pop code & \begin{tabular}{l}
0 No stack pop \\
1 Stack pop
\end{tabular} \\
\hline PPU & PC stack push code & \begin{tabular}{l}
0 No stack push \\
1 Stack push
\end{tabular} \\
\hline RELADDR & PC-relative address field & \\
\hline SP0 & Status stack pop code & \begin{tabular}{l}
0 No stack pop \\
1 Stack pop
\end{tabular} \\
\hline SPU & Status stack push code & \begin{tabular}{l}
0 No stack push \\
1 Stack push
\end{tabular} \\
\hline SREG & System Register code & 0-15 (see "Universal Register Codes" on page A-24) \\
\hline TERM & Termination Condition codes & 0-31 \\
\hline U & Update, index (I) register & \begin{tabular}{l}
0 Premodify, no update \\
1 Postmodify with update
\end{tabular} \\
\hline UREG & Universal Register code & 0-256 (see "Universal Register Codes" on page A-24) \\
\hline \[
\begin{aligned}
& \text { RA, RM, RN, } \\
& \text { RS, RX, RY }
\end{aligned}
\] & Register file locations for compute operands and results & 0-15 \\
\hline
\end{tabular}

Table A-5. Opcode acronyms (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit/Field & Description & States \\
\hline \hline RXA & \begin{tabular}{l} 
ALU X-operand Register \\
File location for mul- \\
tifunction operations
\end{tabular} & \(8-11\) \\
\hline RXM & \begin{tabular}{l} 
Multiplier x-operand \\
Register File location \\
for multifunction oper- \\
ations
\end{tabular} & \(0-3\) \\
\hline RYA & \begin{tabular}{l} 
ALUy-operand Register \\
Filelocation for mul- \\
tifunction operations
\end{tabular} & \(12-15\) \\
\hline RYM & \begin{tabular}{l} 
Multiplier y-operand \\
Register File location \\
for multifunction oper- \\
ations
\end{tabular} & \(4-7\) \\
\hline
\end{tabular}

\section*{Universal Register Codes}

Table A-6, Table A-7, Table A-8, Table A-9, and Table A-10 in this section list the bit codes for registers that appear within opcode fields.

Table A-6. Map 1 registers
\begin{tabular}{|l|l|}
\hline Register & Description \\
\hline \hline PC & program counter \\
\hline PCSTK & top of PC stack \\
\hline PCSTKP & PC stack pointer \\
\hline FADDR & fetch address \\
\hline DADDR & decode address \\
\hline LADDR & loop termination address \\
\hline CURLCNTR & loop counter \\
\hline LCNTR & Register File locations \\
\hline R15-R0 & DAG1 and DAG2 modify registers \\
\hline I15 -I0 & DAG1 and DAG2 length registers \\
\hline M15-M0 & DAG1 and DAG2 base registers \\
\hline L15-L0 & B15-B0
\end{tabular}

Table A-7. Map 1 system registers
\begin{tabular}{|l|l|}
\hline Register & Description \\
\hline \hline MODE1 & mode control 1 \\
\hline MODE2 & mode control 2 \\
\hline IRPTL & interrupt latch \\
\hline IMASK & interrupt mask \\
\hline IMASKP & arithmetic status \\
\hline ASTAT & sticky status \\
\hline STKY & user status reg 1 \\
\hline USTAT1 & user status reg 2 \\
\hline USTAT2 & \\
\hline
\end{tabular}

Table A-8. Map 2 registers
\begin{tabular}{|l|l|}
\hline Register & Description \\
\hline \hline PX & 48-bit PX1 and PX2 combination \\
\hline PX1 & bus exchange 1 (16 bits) \\
\hline PX2 & bus exchange 2 (32 bits) \\
\hline
\end{tabular}

Table A-9. Map 1, universal register codes
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bits & \multicolumn{8}{|c|}{Bits:7654} \\
\hline 3210 & 0000 & 0001 & 0010 & 0011 & 0100 & 0101 & 0110 & 0111 \\
\hline 0000 & R0 & I 0 & MO & L0 & B0 & & FADDR & USTAT1 \\
\hline 0001 & R1 & I 1 & M1 & L1 & B1 & & DADDR & USTAT2 \\
\hline 0010 & R2 & I 2 & M2 & L2 & B2 & & & \\
\hline 0011 & R3 & I 3 & M3 & L3 & B3 & & PC & \\
\hline 0100 & R4 & I 4 & M4 & L4 & B4 & & PCSTK & \\
\hline 0101 & R5 & I 5 & M5 & L5 & B5 & & PCSTKP & \\
\hline 0110 & R6 & I 6 & M6 & L6 & B6 & & LADDR & \\
\hline 0111 & R7 & I 7 & M7 & L7 & B7 & & \begin{tabular}{l}
CURL- \\
CNTR
\end{tabular} & \\
\hline 1000 & R8 & I 8 & M8 & L8 & B8 & & LCNTR & \\
\hline 1001 & R9 & I 9 & M9 & L9 & B9 & & & I RPTL \\
\hline 1010 & R10 & I 10 & M10 & L10 & B10 & & & MODE2 \\
\hline 1011 & R11 & I 11 & M11 & L11 & B11 & & & MODE1 \\
\hline 1100 & R12 & I 12 & M12 & L12 & B12 & & & ASTAT \\
\hline 1101 & R13 & I 13 & M13 & L13 & B13 & & & IMASK \\
\hline 1110 & R14 & I 14 & M14 & L14 & B14 & & & STKY \\
\hline 1111 & R15 & I 15 & M15 & L15 & B15 & & & IMASKP \\
\hline
\end{tabular}

Table A-10. Map 2, universal register codes
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bits: & \multicolumn{8}{|c|}{Bits: 7654} \\
\hline 3210 & 1000 & 1001 & 1010 & 1011 & 1100 & 1101 & 1110 & 1111 \\
\hline 0000 & & & & & & & & \\
\hline - & & & & & & & & \\
\hline 1011 & & & & & & PX & & \\
\hline 1100 & & & & & & PX1 & & \\
\hline 1101 & & & & & & PX2 & & \\
\hline . & & & & & & & & \\
\hline 1111 & & & & & & & & \\
\hline
\end{tabular}

\section*{Group I Instructions (Compute \& Move)}

\section*{Group I Instructions (Compute \& Move)}
- "Compute/dreg \(\Leftrightarrow \mathrm{DM} / \mathrm{dreg} \Leftrightarrow \mathrm{PM}\) (Type 1)" on page A-30.

Parallel data memory and program memory transfers with Register File, optional compute operation.
- "Compute (Type 2)" on page A-32.

Compute operation, optional condition.
- "Compute/ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\), register modify (Type 3)" on page A-33.

Transfer between data or program memory and universal register, optional condition, optional compute operation.
- "Compute/dreg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\), immediate modify (Type 4)" on page A-35.

PC-relative transfer between data or program memory and Register File, optional condition, optional compute operation.
- "Compute/ureg \(\Leftrightarrow\) ureg (Type 5)" on page A-37.

Transfer between two universal registers, optional condition, optional compute operation.
- "Immediate Shift/dreg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (Type 6)" on page A-39.

Immediate shift operation, optional condition, optional transfer between data or program memory and Register File.
- "Compute/modify (Type 7)" on page A-42.

Index register modify, optional condition, optional compute operation.
(9) For all compute and move/modify instructions, IF
COND is optional. COND is optional.

\section*{Group I Instructions (Compute \& Move)}

\section*{Compute/dreg \(\Leftrightarrow\) DM/dreg \(\Leftrightarrow P M\) (Type 1)}

Parallel data memory and program memory transfers with Register File, option compute operation.

\section*{Syntax}
\[
\text { compute }\left|\begin{array}{l}
, ~ D M(I a, ~ M b)=\text { dreg1 } \\
, \\
\text { dregl = DM(Ia, Mb) }
\end{array}\right|\left|\begin{array}{l}
, ~ P M(I c, ~ M d)=\text { dreg2 } \\
\text { dreg2 = PM(Ic, Md) }
\end{array}\right| \text {; }
\]

\section*{Function}

Parallel accesses to data memory and program memory from the Register File. The specified I registers address data memory and program memory. The I values are postmodified and updated by the specified \(M\) registers. Premodify offset addressing is not supported. For more information on register restrictions, see Chapter 4, Data Addressing, in ADSP-21065L SHARC DSP User's Manual.

\section*{Examples}
```

R7=BSET R6 BY R0, DM(I0,M3)=R5, PM(I11,M15)=R4;
R8=DM(I4,M1), PM(I12 M12)=R0;

```

Type 1 Opcode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & & 23 \\
\hline & \multicolumn{2}{|l|}{001} & D & \multicolumn{3}{|c|}{DMI} & \multicolumn{3}{|c|}{DMM} & P
\(M\)
D & \multicolumn{4}{|c|}{DM DREG} & \multicolumn{3}{|c|}{PMI} & \multicolumn{3}{|c|}{PMM} & \multicolumn{5}{|c|}{PM DREG} \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}
\begin{tabular}{ll} 
Bits & Description \\
\hline DMD, PMD & Select the access types (read or write). \\
\begin{tabular}{l} 
DM DREG, \\
PM DREG
\end{tabular} & Specify Register File locations. \\
DMI, PMI & Specify I registers for data and program memory. \\
DMM, PMM & \begin{tabular}{l} 
Specify M registers used to update the I regis- \\
ters.
\end{tabular} \\
\begin{tabular}{l} 
COMPUTE
\end{tabular} \\
& \begin{tabular}{l} 
Defines a compute operation to be performed in \\
no compute operation is specified in the instruc- \\
tion.
\end{tabular}
\end{tabular}

\section*{Group I Instructions (Compute \& Move)}

\section*{Compute (Type 2)}

Compute operation, optional condition.

\section*{Syntax}

IF COND compute ;

\section*{Function}

Conditional compute instruction. The instruction is executed if the specified condition tests true.

\section*{Examples}
```

IF MS MRF=0;
F6=(F2+F3)/2;

```

Type 2 Opcode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline & \multicolumn{2}{|l|}{000} & \multicolumn{5}{|c|}{00001} & & & \multicolumn{5}{|c|}{COND} & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{23}{|c|}{compute} \\
\hline
\end{tabular}
\begin{tabular}{ll} 
Bits & Description \\
\hline COND & \begin{tabular}{l} 
Selects whether the operation specified in the \\
COMPUTE field is executed. If the COND is true, \\
the compute is executed. If no condition is speci- \\
fied, COND is TRUE condition, and the compute is \\
executed.
\end{tabular}
\end{tabular}

\section*{Compute/ureg \(\Leftrightarrow\) DM \(\mid\) PM, register modify (Type 3)}

Transfer operation between data or program memory and universal register, optional condition, optional compute operation.

Syntax


\section*{Function}

Access between data memory or program memory and a universal register. The specified I register addresses data memory or program memory. The I value is either premodified (M, I order) or postmodified (I, M order) by the specified M register. If it is postmodified, the I register is updated with the modified value. If a compute operation is specified, it is performed in parallel with the data access. If a condition is specified, it affects entire instruction. Note that the UREG may not be from the same DAG (i.e. DAG1 or DAG2) as \(\mathrm{I} / \mathrm{Mb}\) or \(\mathrm{Ic} / \mathrm{Md}\). For more information on register restrictions, see Chapter 4, Data Addressing, in ADSP-21065L SHARC DSP User's Manual.

\section*{Examples}
```

R6=R3-R11, DM(I0,M1)=ASTAT;
IF NOT SV F8=CLIP F2 BY F14, PX=PM(I12,M12);

```

Type 3 Opcode

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{23}{|c|}{COMPUTE} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Bits & Description \\
\hline COND & Specifies the test condition. If no condition is specified, COND is TRUE, and the instruction is executed. \\
\hline D & Selects the access type (read or write). \\
\hline G & Selects data memory or program memory. \\
\hline UREG & Specifies the universal register. \\
\hline I & Specifies the I register. \\
\hline M & Specifies the M register. \\
\hline U & Selects either premodify without update or postmodify with update. \\
\hline compute & Defines a compute operation to be performed in parallel with the data access; this is a no-operation if no compute operation is specified in the instruction. \\
\hline
\end{tabular}

\section*{Compute/dreg \(\Leftrightarrow\) DM |PM, immediate modify (Type 4)}

PC-relative transfer between data or program memory and Register File, optional condition, optional compute operation.

Syntax


\section*{Function}

Access between data memory or program memory and the Register File. The specified I register addresses data memory or program memory. The I value is either premodified (data order, I) or postmodified (I, data order) by the specified immediate data. If it is postmodified, the I register is updated with the modified value. If a compute operation is specified, it is performed in parallel with the data access. If a condition is specified, it affects entire instruction. For more information on register restrictions, see Chapter 4, Data Addressing, in ADSP-21065L SHARC DSP User's Manual.

Examples
```

IF FLAG0_IN F1=F5*F12, F11=PM(I10,40);
R12=R3 AND R1, DM(6,I1)=R6;

```

\section*{Group I Instructions (Compute \& Move)}

\section*{Type 4 Opcode}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline & \multicolumn{2}{|l|}{011} & 0 & & I & & G & D & U & & \multicolumn{4}{|c|}{COND} & & & \multicolumn{4}{|l|}{DATA} & & \multicolumn{3}{|l|}{DREG} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{23}{|c|}{COMPUTE} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Bits & Description \\
\hline COND & Specifies the test condition. If no condition is specified, COND is TRUE, and the instruction is executed. \\
\hline D & Selects the access type (read or write). \\
\hline G & Selects data memory or program memory. \\
\hline DREG & Specifies the Register File location. \\
\hline I & Specifies the I register. \\
\hline DATA & Specifies a 6-bit, twos-complement modify value. \\
\hline U & Selects either premodify without update or postmodify with update. \\
\hline compute & Defines a compute operation to be performed in parallel with the data access; this is a no-operation if no compute operation is specified in the instruction. \\
\hline
\end{tabular}

\section*{Compute/ureg \(\Leftrightarrow\) ureg (Type 5)}

Transfer between two universal registers, optional condition, optional compute operation.

Syntax
```

IF COND compute, ureg1 = ureg2 ;

```

\section*{Function}

Transfer from one universal register to another. If a compute operation is specified, it is performed in parallel with the data access. If a condition is specified, it affects entire instruction.

\section*{Examples}
```

IF TF MRF=R2*R6(SSFR), M4=R0;
LCNTR=L7;

```

Type 5 Opcode


\begin{tabular}{ll} 
Bits & Description \\
\hline COND & \begin{tabular}{l} 
Specifies the test condition. If no condition is \\
specified, COND is TRUE, and the instruction is \\
executed.
\end{tabular}
\end{tabular}

\section*{Group I Instructions (Compute \& Move)}
\begin{tabular}{ll} 
Bits & Description \\
\hline SRC UREG & Identifies the universal register source. \\
DEST UREG & Identifies the universal register destination. \\
COMPUTE & \begin{tabular}{l} 
Defines a compute operation to be performed in \\
parallel with the data transfer; this is a \\
no-operation if no compute operation is specified \\
in the instruction.
\end{tabular}
\end{tabular}

\section*{Immediate Shift/dreg \(\Leftrightarrow\) DM|PM (Type 6)}

Immediate shift operation, optional condition, optional transfer between data or program memory and Register File.

Syntax


\section*{Function}

An immediate shift operation is a Shifter operation that takes immediate data as its \(y\)-operand. The immediate data is one 8 -bit value or two 6 -bit values, depending on the operation. The \(x\)-operand and the result are Register File locations.

If an access to data or program memory from the Register File is specified, it is performed in parallel with the Shifter operation. The I register addresses data or program memory. The I value is postmodified by the specified \(M\) register and updated with the modified value. If a condition is specified, it affects entire instruction.

For more information on register restrictions, see Chapter 4, Data Addressing, in ADSP-21065L SHARC DSP User's Manual.

\section*{Examples}
```

IF GT R2=R6 LSHIFT BY 30, DM(I4,M4)=R0;
IF NOT SZ R3=FEXT R1 BY 8:4;

```

\section*{Group I Instructions (Compute \& Move)}

Type 6 Opcode (with data access)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline & \multicolumn{2}{|l|}{100} & 0 & & \multicolumn{2}{|l|}{I} & & \multicolumn{2}{|l|}{M} & & \multicolumn{4}{|c|}{COND} & G & D & \multicolumn{4}{|c|}{dATAEX} & \multicolumn{4}{|c|}{DREG} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & & \multicolumn{5}{|c|}{SHIFTOP} & & & & \multicolumn{5}{|l|}{DATA} & & \multicolumn{3}{|c|}{RN} & & \multicolumn{3}{|c|}{RX} \\
\hline
\end{tabular}

Type 6 Opcode (without data access)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline & \multicolumn{2}{|l|}{000} & \multicolumn{5}{|c|}{00010} & & & \multicolumn{5}{|c|}{COND} & & & \multicolumn{4}{|c|}{DATAEX} & & & & \\
\hline
\end{tabular}

\begin{tabular}{ll} 
Bits & Description \\
\hline COND & \begin{tabular}{l} 
Specifies the test condition. If no condition is \\
specified, COND is TRUE, and the instruction is \\
executed.
\end{tabular} \\
SHIFTOP & Specifies the Shifter operation. \\
DATA & \begin{tabular}{l} 
Specifies an 8-bit immediate shift value. For \\
Shifter operations requiring two 6-bit values (a \\
shift value and a length value), the DATAEX field \\
\\
\\
adds 4 MSBs to the DATA field, creating a 12-bit \\
immediate value. The six LSBs are the shift value, \\
and the six MSBS are the length value.
\end{tabular}
\end{tabular}
\begin{tabular}{ll} 
Bits & Description \\
\hline D & \begin{tabular}{l} 
Selects the access type (read or write) if a mem- \\
ory access is specified.
\end{tabular} \\
G & \begin{tabular}{l} 
Selects data memory or program memory. \\
DREG \\
I
\end{tabular} \begin{tabular}{l} 
Specifies the Register File location. \\
and updated by the M register.
\end{tabular} \\
M & \begin{tabular}{l} 
Identifies the \(M\) register for postmodify.
\end{tabular}
\end{tabular}

\section*{Group I Instructions (Compute \& Move)}

\section*{Compute/modify (Type 7)}

Index register modify, optional condition, optional compute operation.

\section*{Syntax}
\begin{tabular}{|c|c|c|c|}
\hline IF COND & compute & MODIFY & \[
\begin{aligned}
& (I a, M b) \\
& (I c, M d)
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{Function}

Update of the specified I register by the specified \(M\) register. If a compute operation is specified, it is performed in parallel with the data access. If a condition is specified, it affects entire instruction. For more information on register restrictions, see Chapter 4, Data Addressing, in ADSP-21065L SHARC DSP User's Manual.

\section*{Examples}
```

IF NOT FLAG2_IN R4=R6*R12(SUF), MODIFY(I10,M8);
IF NOT LCE MODIFY(I3,M1);

```

Type 7 Opcode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline \multicolumn{3}{|c|}{000} & \multicolumn{5}{|c|}{00100} & & G & \multicolumn{5}{|c|}{COND} & \multicolumn{3}{|c|}{I} & \multicolumn{3}{|c|}{M} & & & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}

COMPUTE
\begin{tabular}{|c|c|}
\hline Bits & Description \\
\hline COND & Specifies the test condition. If no condition is specified, COND is TRUE, and the instruction is executed. \\
\hline G & Selects DAG1 or DAG2. \\
\hline I & Specifies the I register. \\
\hline M & Specifies the M register. \\
\hline COMPUTE & Defines a compute operation to be performed in parallel with the data access; this is a no-operation if no compute operation is specified in the instruction. \\
\hline
\end{tabular}

\section*{Group II Instructions (Program Flow Control)}
- "Direct Jump|Call (Type 8)" on page A-45.

Direct (or PC-relative) jump/call, optional condition.
- "Indirect Jump|Call / Compute (Type 9)" on page A-48.

Indirect (or PC-relative) jump/call, optional condition, optional compute operation.
- "Indirect Jump or Compute/dreg \(\Leftrightarrow \mathrm{DM}\) (Type 10)" on page A-52.

Indirect (or PC-relative) jump or optional compute operation with transfer between data memory and Register File.
- "Return From Subroutine|Interrupt/Compute (Type 11)" on page A-55.

Return from subroutine or interrupt, optional condition, optional compute operation.
- "Do Until Counter Expired (Type 12)" on page A-58.

Load loop counter, do loop until loop counter expired.
- "Do Until (Type 13)" on page A-60.

Do until termination.

For all program flow control instructions, except type 10 instructions, IF COND is optional.

\section*{Direct Jump | Call (Type 8)}

Direct (or PC-relative) jump/call, optional condition.
Syntax
\begin{tabular}{|c|c|c|}
\hline \[
\begin{aligned}
& \text { IF COND } \\
& \text { JUMP }
\end{aligned}
\] & \[
\begin{gathered}
\langle a d d r 24\rangle \\
(P C,\langle r e l a d d r 24\rangle)
\end{gathered}
\] & \[
\begin{gathered}
(D B) \\
(L A) \\
(C I) \\
(D B, L A) \\
(D B, C I)
\end{gathered}
\] \\
\hline IF COND CALL & \[
\begin{gathered}
\langle a d d r 24\rangle \\
(P C,\langle\text { reladdr24>) }
\end{gathered}
\] & ( DB ) \\
\hline
\end{tabular}

\section*{Function}

A jump or call to the specified address or PC-relative address. The PC-relative address is a 24 -bit, twos-complement value. If the delayed branch (DB) modifier is specified, the branch is delayed; otherwise, it is nondelayed. If the loop abort (LA) modifier is specified for a jump, the loop stacks and PC stack are popped when the jump is executed. Use the (LA) modifier if the jump transfers program execution outside of a loop. If there is no loop or the jump address is within the loop, do not use the (LA) modifier.

The clear interrupt (CI) modifier enables reuse of an interrupt while it is being serviced. Normally, the processor ignores and does not latch an interrupt that reoccurs while its service routine is already executing. Locate the JUMP (CI) instruction within the interrupt service routine. JUMP (CI) clears the status of the current interrupt without leaving the interrupt service routine and reduces the interrupt routine to a normal subroutine. This allows the interrupt to occur again, as a result of a different event or task in the processor system. For details on interrupts, see

\section*{Group II Instructions (Program Flow Control)}

Chapter 3, Program Sequencing, in ADSP-21065L SHARC DSP User's Manual.

The JUMP (CI) instruction reduces an interrupt service routine to a normal subroutine by clearing the appropriate bit in the interrupt latch register (IRPTL) and interrupt mask pointer (IMASKP). The processor then allows the interrupt to occur again.

When returning from a subroutine that a JUMP (CI) instruction has reduced from an interrupt service routine, your application must use the (LR) modifier of the RTS instruction if the interrupt occurred during the last two instructions of a loop. For related information, see "Return From Subroutine|Interrupt/Compute (Type 11)" on page A-55.

\section*{Examples}
```

IF AV JUMP(PC,0x00A4)(LA);
CALL init (DB); {init is a program label}
JUMP (PC,2) (DB,CI); {clear current int. for reuse}

```

Type 8 Opcode (with direct branch)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & \\
\hline \multicolumn{25}{|c|}{ADDR} \\
\hline
\end{tabular}

Type 8 Opcode (with PC-relative branch)


\begin{tabular}{ll} 
Bits & Description \\
\hline COND & \begin{tabular}{l} 
Specifies the test condition. If no condition is \\
specified, COND is TRUE, and the instruction is \\
executed.
\end{tabular} \\
B & \begin{tabular}{l} 
Selects the branch type, jump or call. For calls, \\
A and CI are ignored.
\end{tabular} \\
Aetermines whether the branch is delayed or nonde- \\
layed. \\
A & \begin{tabular}{l} 
Specifies a \(24-b i t\) program memory address.
\end{tabular} \\
Activates loop abort. \\
RELADDR & \begin{tabular}{l} 
Activates clear interrupt. \\
Holds a 24-bit, twos-complement value that is \\
added to the current PC value to generate the \\
branch address.
\end{tabular}
\end{tabular}

\section*{Group II Instructions (Program Flow Control)}

\section*{Indirect Jump | Call / Compute (Type 9)}

Indirect (or PC-relative) jump/call, optional condition, optional compute operation.

Syntax
\begin{tabular}{|c|c|c|c|}
\hline IF COND
JUMP & ```
    (Md, Ic)
(PC, <reladdr6>)
``` & \[
\begin{gathered}
(D B) \\
(L A) \\
(C I) \\
(D B, L A) \\
(D B, C I)
\end{gathered}
\] & \begin{tabular}{l}
, compute \\
ELSE compute
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IF COND } \\
& \text { CALL }
\end{aligned}
\] & \[
\begin{gathered}
(M d, I c) \\
(P C,\langle r e 1 a d d r 6\rangle)
\end{gathered}
\] & ( DB ) & \begin{tabular}{l}
, compute \\
, ELSE compute
\end{tabular} \\
\hline
\end{tabular}

\section*{Function}

A jump or call to the specified PC-relative address or premodified I register value. The PC-relative address is a 6-bit, twos-complement value. If an I register is specified, it is modified by the specified \(M\) register to generate the branch address. The I register is not affected by the modify operation.

The jump or call is executed if a condition is specified and is true. If a compute operation is specified without the ELSE, it is performed in parallel with the jump or call. If a compute operation is specified with the ELSE, it is performed only if the condition specified is false. Note that a condition must be specified if an ELSE compute clause is specified.

If the delayed branch (DB) modifier is specified, the jump or call is delayed; otherwise, it is nondelayed. If the loop abort (LA) modifier is specified for a jump, the loop stacks and PC stack are popped when the jump is executed. You should use the (LA) modifier if the jump will transfer program execution outside of a loop. If there is no loop, or if the jump address is within the loop, you should not use the (LA) modifier.

The clear interrupt (CI) modifier allows the reuse of an interrupt while it is being serviced. Normally the processor ignores and does not latch an interrupt that reoccurs while its service routine is already executing. Locate the JUMP (CI) instruction within the interrupt service routine. JUMP (CI) clears the status of the current interrupt without leaving the interrupt service routine and reduces the interrupt routine to a normal subroutine. This allows the interrupt to occur again, as a result of a different event. For more information on interrupts, see Chapter 3, Program Sequencing, in ADSP-21065L SHARC DSP User's Manual.

The JUMP (CI) instruction reduces an interrupt service routine to a normal subroutine by clearing the appropriate bit in the interrupt latch register (IRPTL) and interrupt mask pointer (IMASKP). The processor then permits the interrupt to occur again.

When returning from a subroutine that a JUMP (CI) instruction has reduced from an interrupt service routine, your application must use the (LR) modifier of the RTS instruction if the interrupt occurred during the last two instructions of a loop. (See "Return From Subroutine|Interrupt/Compute (Type 11)" on page A-55).

For more information on indirect branches, see Chapter 4, Data Addressing, in ADSP-21065L SHARC DSP User's Manual.

\section*{Examples}
```

JUMP(M8,I12), R6=R6-1;
IF EQ CALL(PC,17)(DB) , ELSE R6=R6-1;

```

\section*{Group II Instructions (Program Flow Control)}

Type 9 Opcode (with indirect branch)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 3 & & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline \multicolumn{3}{|c|}{000} & \multicolumn{5}{|c|}{01000} & B & & \multicolumn{6}{|c|}{COND} & \multicolumn{3}{|c|}{PMI} & \multicolumn{3}{|c|}{PMM} & J & E & C & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & \multicolumn{22}{|c|}{compute} \\
\hline
\end{tabular}

Type 9 Opcode (with PC-relative branch)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 3 & 36 & & 5 & & & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline \multicolumn{3}{|c|}{000} & \multicolumn{5}{|c|}{01001} & B & A & & \multicolumn{4}{|c|}{COND} & & \multicolumn{6}{|c|}{RELADDR} & J & E & C & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & \multicolumn{22}{|c|}{COMPUTE} \\
\hline
\end{tabular}
\begin{tabular}{ll} 
Bits & Description \\
\hline COND & \begin{tabular}{l} 
Specifies the test condition. If no condition is \\
specified, COND is true, and the instruction is \\
executed.
\end{tabular} \\
E & \begin{tabular}{l} 
Specifies whether or not an ELSE clause is used. \\
B
\end{tabular} \begin{tabular}{l} 
Selects the branch type, jump or call. For calls, \\
A and CI are ignored.
\end{tabular} \\
J \begin{tabular}{l} 
Determines whether the branch is delayed or nonde- \\
\end{tabular}\(\quad\)\begin{tabular}{l} 
layed.
\end{tabular}
\end{tabular}
\begin{tabular}{|c|c|}
\hline Bits & Description \\
\hline A & Activates loop abort. \\
\hline CI & Activates clear interrupt. \\
\hline COMPUTE & Defines a compute operation to be performed in parallel with the data access; this is a NOP if no compute operation is specified in the instruction. \\
\hline RELADDR & Holds a 6-bit, twos-complement value that is added to the current PC value to generate the branch address. \\
\hline PMI & Specifies the I register for indirect branches. The I register is premodified but not updated by the \(M\) register. \\
\hline PMM & Specifies the M register for premodifies. \\
\hline
\end{tabular}

\section*{Group II Instructions (Program Flow Control)}

\section*{Indirect Jump or Compute/dreg \(\Leftrightarrow\) DM (Type 10)}

Indirect (or PC-relative) jump or optional compute operation with transfer between data memory and Register File.

Type 10 instructions require IF COND.

\section*{Syntax}

\section*{Function}

Conditional jump to the specified PC-relative address or premodified I register value, or optional compute operation in parallel with a transfer between data memory and the Register File. In this instruction, the IF condition and ELSE keyword are not optional and must be used. If the specified condition is true, the jump is executed. If the specified condition is false, the compute operation and data memory transfer are performed in parallel. Only the compute operation is optional in this instruction.

The PC-relative address for the jump is a 6-bit, twos-complement value. If an I register is specified (Ic), it is modified by the specified \(M\) register (Md) to generate the branch address. The I register is not affected by the modify operation. Note that the delay branch (DB), loop abort (LA), and clear interrupt (CI) modifiers are not available for this jump instruction.

For the data memory access, the I register (Ia) provides the address. The I register value is postmodified by the specified M register and is updated with the modified value. Premodify addressing is not available for this data memory access.

For more information on indirect branches, see Chapter 4, Data Addressing, in ADSP-21065L SHARC DSP User's Manual.

\section*{Examples}
```

IF TF JUMP(M8, I8),
ELSE R6=DM(I6, M1);
IF NE JUMP(PC, Ox20),
ELSE F12=FLOAT R10 BY R3, R6=DM(I5, M0);

```

Type 10 Opcode (with indirect jump)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline & 110 & & D & \multicolumn{3}{|c|}{DM I} & \multicolumn{3}{|c|}{DMM} & \multicolumn{5}{|c|}{COND} & \multicolumn{3}{|c|}{PMI} & \multicolumn{3}{|c|}{PMM} & \multicolumn{4}{|c|}{DREG} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & & 3 & 2 & 1 & 0 \\
\hline \multicolumn{23}{|c|}{compute} \\
\hline
\end{tabular}

Type 10 Opcode (with PC-relative jump)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline \multicolumn{3}{|c|}{111} & D & & \multicolumn{2}{|l|}{DM I} & \multicolumn{3}{|c|}{DMM} & \multicolumn{5}{|c|}{COND} & \multicolumn{6}{|c|}{RELADDR} & \multicolumn{4}{|c|}{DREG} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{23}{|c|}{compute} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Bits & Description \\
\hline COND & Specifies the condition to test. \\
\hline PMI & Specifies the \(I\) register for indirect branches. The I register is premodified, but not updated by the M register. \\
\hline PMM & Specifies the M register for premodifies. \\
\hline D & Selects the data memory access type (read or write). \\
\hline DREG & Specifies the Register File location. \\
\hline DMI & Specifies the I register which is postmodified and updated by the M register. \\
\hline DMM & Identifies the M register for postmodifies. \\
\hline COMPUTE & Defines a compute operation to be performed in parallel with the data access; this is a NOP if no compute operation is specified in the instruction. \\
\hline RELADDR & Holds a 6-bit, twos-complement value that is added to the current PC value to generate the branch address. \\
\hline
\end{tabular}

\section*{Return From Subroutine|Interrupt/Compute (Type 11)}

Indirect (or PC-relative) jump or optional compute operation with transfer between data memory and Register File.

Syntax


\section*{Function}

A return from a subroutine (RTS) or return from an interrupt service routine (RTI). If the delayed branch (DB) modifier is specified, the return is delayed; otherwise, it is nondelayed.

A return causes the processor to branch to the address stored at the top of the PC stack. The difference between RTS and RTI is that the RTI instruction not only pops the return address off the PC stack, but also 1) pops status stack if the ASTAT and MODE1 status registers have been pushed (if the interrupt was \(\overline{\operatorname{IRQ}}_{2-0}\), the timer interrupt, or the VIRPT vector interrupt), and 2) clears the appropriate bit in the interrupt latch register (IRPTL) and the interrupt mask pointer (IMASKP).

The return is executed if a condition is specified and is true. If a compute operation is specified without the ELSE, it is performed in parallel with the return. If a compute operation is specified with the ELSE, it is performed only if the condition is false. Note that a condition must be specified if an ELSE compute clause is specified.

If a nondelayed call is used as one of the last three instructions of a loop, the loop reentry (LR) modifier must be used with the RTS instruction

\section*{Group II Instructions (Program Flow Control)}
that returns from the subroutine. The (LR) modifier assures proper reentry into the loop. In counter-based loops, for example, the termination condition is checked by decrementing the current loop counter (CURLCNTR) during execution of the instruction two locations before the end of the loop. The RTS (LR) instruction prevents the loop counter from being decremented again (i.e. twice for the same loop iteration).

The (LR) modifier of RTS must also be used when returning from a subroutine which has been reduced from an interrupt service routine with a JUMP (CI) instruction (in case the interrupt occurred during the last two instructions of a loop). For a description of JUMP (CI), refer to "Direct Jump|Call (Type 8)" on page A-45 or "Indirect Jump|Call / Compute (Type 9)" on page A-48.

\section*{Examples}
```

RTI, R6=R5 XOR R1;
IF NOT GT RTS(DB);
IF SZ RTS, ELSE R0=LSHIFT R1 BY R15;

```

Type 11 Opcode (return from subroutine)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & \multicolumn{22}{|c|}{compute} \\
\hline
\end{tabular}

Type 11 Opcode (return from interrupt)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 3 & & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 3 \\
\hline \multicolumn{3}{|c|}{000} & \multicolumn{5}{|c|}{01011} & & & \multicolumn{5}{|c|}{COND} & & \multicolumn{6}{|l|}{} & J & E & & \\
\hline
\end{tabular}

\begin{tabular}{ll} 
Bits & Description \\
\hline COND & \begin{tabular}{l} 
Specifies the test condition. If no condition is \\
specified, COND is true, and the return is exe- \\
cuted.
\end{tabular} \\
J \begin{tabular}{l} 
Determines whether the return is delayed or nonde- \\
layed.
\end{tabular} \\
COMPUTE & \begin{tabular}{l} 
Specifies whether or not an ELSE clause is used. \\
Defines the compute operation to be performed; \\
this is a NOP if no compute operation is speci- \\
fied. \\
\end{tabular}\(\quad\)\begin{tabular}{l} 
Specifies whether or not the loop reentry modifier \\
is specified.
\end{tabular}
\end{tabular}

\section*{Group II Instructions (Program Flow Control)}

\section*{Do Until Counter Expired (Type 12)}

Load loop counter, do loop until loop counter expired.
Syntax
LCNTR \(=\left|\begin{array}{c}\langle d a t a 16\rangle \\ \text { ureg }\end{array}\right| \quad, \quad\) DO \(\left|\begin{array}{c}\text { 〈addr24〉 } \\ (\langle P C, \text { reladdr24>) }\end{array}\right|\) UNTIL LCE ;

\section*{Function}

Sets up a counter-based program loop. The loop counter LCNTR is loaded with 16 -bit immediate data or from a universal register. The loop start address is pushed on the PC stack. The loop end address and the LCE termination condition are pushed on the loop address stack. The end address can be either a label for an absolute 24 -bit program memory address, or a PC-relative 24 -bit twos-complement address. The LCNTR is pushed on the loop counter stack and becomes the CURLCNTR value. The loop executes until the CURLCNTR reaches zero.

\section*{Examples}
```

LCNTR=100, DO fmax UNTIL LCE;{fmax is a program label}
LCNTR=R12, D0 (PC,16) UNTIL LCE;

```

Type 12 Opcode (with immediate loop counter load)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 3 & & & 33 & 32 & 31 & 3 & & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline & 000 & & \multicolumn{5}{|c|}{01100} & \multicolumn{18}{|c|}{DATA} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & \multicolumn{23}{|c|}{RELADDR} \\
\hline
\end{tabular}

Type 12 Opcode (with loop counter load from a UREG)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 3 & & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline \multicolumn{3}{|c|}{000} & \multicolumn{5}{|c|}{01101} & \multicolumn{9}{|c|}{UREG} & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & \multicolumn{23}{|c|}{RELADDR} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Bits & Description \\
\hline RELADDR & Specifies the end-of-loop address relative to the DO LOOP instruction address. The Assembler also accepts an absolute address and converts the absolute address to the equivalent relative address for coding. \\
\hline DATA & Specifies a 16-bit value to load into the loop counter (LCNTR) for an immediate load. \\
\hline UREG & Specifies a register containing a 16-bit value to load into the loop counter (LCNTR) for a load from an universal register. \\
\hline
\end{tabular}

\section*{Group II Instructions (Program Flow Control)}

\section*{Do Until (Type 13)}

Do until termination.
Syntax
D0
\(\langle a d d r 24\rangle\)
\((P C\),
\(\langle r e l a d d r 24\rangle)\)

UNTIL termination ;

\section*{Function}

Sets up a condition-based program loop. The loop start address is pushed on the PC stack. The loop end address and the termination condition are pushed on the loop stack. The end address can be either a label for an absolute 24 -bit program memory address or a PC-relative, 24-bit twos-complement address. The loop executes until the termination condition tests true.

\section*{Examples}
```

DO end UNTIL FLAG1_IN; {end is a program label}
DO (PC,7) UNTIL AC;

```

Type 13 Opcode (relative addressing)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline \multicolumn{3}{|c|}{000} & \multicolumn{5}{|c|}{01110} & & & \multicolumn{5}{|c|}{TERM} & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}

\section*{RELADDR}
\begin{tabular}{ll} 
Bits & Description \\
\hline RELADDR & \begin{tabular}{l} 
Specifies the end-of-loop address relative to the \\
DO LOOP instruction address. The Assembler accepts \\
an absolute address as well and converts the abso- \\
lute address to the equivalent relative address \\
for coding.
\end{tabular} \\
TERM & Specifies the termination condition.
\end{tabular}

\section*{Group III Instructions (Immediate Move)}

\section*{Group III Instructions (Immediate Move)}
- "Ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (direct addressing) (Type 14)" on page A-63.

Transfer between data or program memory and universal register, direct addressing, immediate address.
- "Ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (indirect addressing) (Type 15)" on page A-65.

Transfer between data or program memory and universal register, indirect addressing, immediate modifier.
- "Immediate data \(\Rightarrow \mathrm{DM} \mid \mathrm{PM}\) (Type 16)" on page A-67. Immediate data write to data or program memory.
- "Immediate data \(\Rightarrow\) ureg (Type 17)" on page A-69. Immediate data write to universal register.

\section*{Ureg \(\Leftrightarrow D M \mid P M\) (direct addressing) (Type 14)}

Transfer between data or program memory and universal register, direct addressing, immediate address.

Syntax
```

$\left|\begin{array}{l}D M(\langle\operatorname{addr} 32\rangle) \\ P M(\langle\text { addr24>) }\end{array}\right| \quad=$ ureg ;
ureg $=\quad\left|\begin{array}{c}\text { DM(<addr32>) } \\ \text { PM(〈addr24〉) }\end{array}\right|$

```

\section*{Function}

Access between data memory or program memory and a universal register, with direct addressing. The entire data memory or program memory address is specified in the instruction. Data memory addresses are 32 bits wide ( 0 to \(2^{32}-1\) ). Program memory addresses are 24 bits wide ( 0 to \(2^{24}-1\) ).

\section*{Examples}
```

DM(temp)=MODE1; {temp is a program label}

```
DMWAIT=PM (0×489060) ;

Type 14 Opcode



\section*{Group III Instructions (Immediate Move)}
\begin{tabular}{ll} 
Bits & Description \\
\hline\(D\) & Selects the access type (read or write). \\
\(G\) & Selects the memory type (data or program). \\
UREG & Specifies the number of a universal register. \\
ADDR & Contains the immediate address value.
\end{tabular}

\section*{Ureg \(\Leftrightarrow D M \mid P M\) (indirect addressing) (Type 15)}

Transfer between data or program memory and universal register, indirect addressing, immediate modifier.

Syntax
\(\left|\begin{array}{l}\text { DM(<data32>, Ia) } \\ \text { PM(<data24>, Ic) }\end{array}\right|=\) ureg ;
ureg \(=\left|\begin{array}{lll}\text { DM(<data32>, } & \text { Ia }) & \text { PM(<data24〉, } \\ \text { Ic }) ~ ; ~\end{array}\right|\)

\section*{Function}

Access between data memory or program memory and a universal register, with indirect addressing using I registers. The I register is premodified with an immediate value specified in the instruction. The I register is not updated. Data memory address modifiers are 32 bits wide ( 0 to \(2^{32}-1\) ). Program memory address modifiers are 24 bits wide ( 0 to \(2^{24}-1\) ). The ureg may not be from the same DAG (that is, DAG1 or DAG2) as \(\mathrm{Ia} / \mathrm{Mb}\) or Ic/Md. For more information on register restrictions, see Chapter 4, Data Addressing, in ADSP-21065L SHARC DSP User's Manual.

Examples
```

DM(24,I5)=TCOUNT;
USTAT1=PM(offs,I13); {"offs" is a defined constant}

```

\section*{Group III Instructions (Immediate Move)}

Type 15 Opcode


\begin{tabular}{ll} 
Bits & Description \\
\hline D & Selects the access type (read or write). \\
G & Selects the memory type (data or program). \\
DATA & \begin{tabular}{l} 
Specifies the number of a universal register. \\
specifies the immediate modify value for the I
\end{tabular}
\end{tabular}

\section*{Immediate data \(\Rightarrow\) DM | PM (Type 16)}

Immediate data write to data or program memory.
Syntax
\[
\left.\begin{array}{l|l}
\text { DM(Ia, Mb) } \\
\text { PM(Ic, Md) }
\end{array} \right\rvert\,=\langle d a t a 32\rangle \text {; }
\]

\section*{Function}

A write of 32-bit immediate data to data or program memory, with indirect addressing. The data is placed in the most significant 32 bits of the 40 -bit memory word. The least significant 8 bits are loaded with 0 s. The I register is postmodified and updated by the specified M register. The ureg may not be from the same DAG (that is, DAG1 or DAG2) as Ia/Mb or \(\mathrm{Ic} / \mathrm{Md}\). For more information on register restrictions, see Chapter 4, Data Addressing, in ADSP-21065L SHARC DSP User's Manual.

\section*{Examples}

DM(I4,MO)=19304;
PM(I14,M11)=count; \{count is user-defined constant \}
Type 16 Opcode



\section*{Group III Instructions (Immediate Move)}
\begin{tabular}{ll} 
Bits & Description \\
\hline I & Selects the I register. \\
M & Selects the M register. \\
G & Selects the memory (data or program). \\
DATA & Specifies the \(32-b i t\) immediate data.
\end{tabular}

\section*{Immediate data \(\Rightarrow\) ureg (Type 17)}

Immediate data write to universal register.
Syntax
ureg \(=\langle\) data32〉;

\section*{Function}

A write of 32 -bit immediate data to a universal register. If the register is 40 bits wide, the data is placed in the most significant 32 bits, and the least significant 8 bits are loaded with 0 s.

\section*{Examples}

> IMASK=0xFFFCOO60;

M15=mod1; \(\{\bmod 1\) is user-defined constant \(\}\)
Type 17 Opcode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline & 000 & & \multicolumn{5}{|c|}{01111} & \multicolumn{8}{|c|}{UREG} & \multicolumn{8}{|c|}{DATA (upper 8-bits)} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{24}{|c|}{DATA} \\
\hline \multicolumn{24}{|c|}{(lower 24-bits)} \\
\hline
\end{tabular}
\begin{tabular}{ll} 
Bits & Description \\
\hline UREG & Specifies the number of a universal register. \\
DATA & \begin{tabular}{l} 
Specifies the immediate modify value for the I \\
register.
\end{tabular}
\end{tabular}

\section*{Group IV Instructions (Miscellaneous)}

\section*{Group IV Instructions (Miscellaneous)}
- "System Register Bit Manipulation (Type 18)" on page A-71.

System register bit manipulation.
- "Register Modify/bit-reverse (Type 19)" on page A-73.

Immediate I register modify, with or without bit-reverse.
- "Push|Pop Stacks/Flush Cache (Type 20)" on page A-75.

Push or Pop of loop and/or status stacks.
- "Nop (Type 21)" on page A-77.

No Operation (NOP).
- "Idle (Type 22)" on page A-78.

Idle.
- "Idle16 (Type 23)" on page A-79.

Idle16.
- "Cjump/Rframe (Type 24)" on page A-81.

CJUMP/RFRAME (Compiler-generated instruction).

\section*{System Register Bit Manipulation (Type 18)}

System register bit manipulation.

\section*{Syntax}
BIT \(|\)\begin{tabular}{l|l} 
SET & sreg <data32〉; \\
CLR \\
TGL \\
TST & \\
XOR & \\
&
\end{tabular}

\section*{Function}

A bit manipulation operation on a system register. This instruction can set, clear, toggle or test specified bits, or compare (XOR) the system register with a specified data value. In the first four operations, the immediate data value is a mask. The set operation sets all the bits in the specified system register that are also set in the specified data value. The clear operation clears all the bits that are set in the data value. The toggle operation toggles all the bits that are set in the data value. The test operation sets the bit test flag (BTF in ASTAT) if all the bits that are set in the data value are also set in the system register. The XOR operation sets the bit test flag (BTF in ASTAT) if the system register value is the same as the data value. For more information on Shifter operations, see Appendix B, Compute Operation Reference. For more information on system registers, see Appendix E, Control and Status Registers.

\section*{Examples}
```

BIT SET MODE2 0x00000070;
BIT TST ASTAT 0x00002000;

```

\section*{Group IV Instructions (Miscellaneous)}

Type 18 Opcode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline & 000 & & \multicolumn{5}{|c|}{10100} & \multicolumn{3}{|c|}{BOP} & & \multicolumn{4}{|c|}{SREG} & & & upp & DA & TA & \multicolumn{2}{|c|}{DATA} & \\
\hline
\end{tabular}

\begin{tabular}{ll} 
Bits & Description \\
\hline BOP & Selects one of the five bit operations. \\
SREG & Specifies the system register. \\
DATA & Specifies the data value.
\end{tabular}

\section*{Register Modify／bit－reverse（Type 19）}

Immediate I register modify，with or without bit－reverse．
Syntax
MODIFY

BITREV
\[
\begin{aligned}
& \text { (Ia, 〈data32>) } \\
& (\text { Ic, }\langle\text { data24〉) } \\
& (\text { Ia, }\langle\text { data32〉) } \\
& (\text { Ic, }\langle\text { data24〉) }
\end{aligned}
\]

\section*{Function}

Modifies and updates the specified I register by an immediate 32－bit （DAG1）or 24－bit（DAG2）data value．If the address is to be bit－reversed， you must specify a DAG1 register（I0－I7）or DAG2 register（I8－I15），and the modified value is bit－reversed before being written back to the I regis－ ter．No address is output in either case．For more information on register restrictions，see Chapter 4，Data Addressing，in ADSP－21065L SHARC DSP User＇s Manual．

\section*{Examples}
```

MODIFY (I4,304);
BITREV (I7,space); {space is a defined constant}

```

Type 19 Opcode（without bit－reverse）

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & & 0 \\
\hline & & & & & & & & & & owe & \[
\begin{gathered}
\text { DA } \\
2
\end{gathered}
\] & \[
\begin{aligned}
& \text { TA } \\
& 24-1
\end{aligned}
\] & bit & & & & & & & & & & & \\
\hline
\end{tabular}

Type 19 Opcode (with bit-reverse)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & & & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline & 000 & & \multicolumn{5}{|c|}{10110} & 1 & G & & & & & \multicolumn{3}{|c|}{I} & & \multicolumn{7}{|l|}{DATA (upper 8-bits)} \\
\hline
\end{tabular}

\begin{tabular}{ll} 
Bits & Description \\
\hline G & \begin{tabular}{l} 
Selects the data address generator: \\
G=0 for DAG1 \\
\(G=1\) for DAG2
\end{tabular} \\
I & \begin{tabular}{l} 
Selects the I register: \\
I=0-7 for I0-I7 (for DAG1) \\
\\
I=0-7 for I8-I15 (for DAG2)
\end{tabular} \\
DATA & Specifies the immediate modifier.
\end{tabular}

\section*{Push|Pop Stacks/Flush Cache (Type 20)}

Push or Pop of loop and/or status stacks.
Syntax
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { PUSH } \\
& \text { POP }
\end{aligned}
\] & LOOP, & \[
\begin{aligned}
& \text { PUSH } \\
& \text { POP }
\end{aligned}
\] & STS, & \[
\begin{aligned}
& \text { PUSH } \\
& \text { POP }
\end{aligned}
\] & PCSTK, & FLUSH CACHE; \\
\hline
\end{tabular}

\section*{Function}

Pushes or pops the loop address and loop counter stacks, the status stack, and/or the PC stack, and/or clear the instruction cache. Any of these options may be combined in a single instruction.

Flushing the instruction cache invalidates all entries in the cache, with no latency-the cache is cleared at the end of the cycle.

Examples
PUSH LOOP, PUSH STS;
POP PCSTK, FLUSH CACHE;
Type 20 Opcode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline \multicolumn{3}{|c|}{\multirow{3}{*}{000}} & \multicolumn{5}{|c|}{\multirow{3}{*}{10111}} & L & L & S & S & P & P & F & & & & & & & & & \\
\hline & & & & & & & & P & P & P & P & P & P & C & & & & & & & & & \\
\hline & & & & & & & & U & 0 & U & 0 & U & 0 & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}

\section*{Group IV Instructions (Miscellaneous)}
\begin{tabular}{ll} 
Bits & Description \\
\hline LPU & Pushes the loop stacks. \\
LPO & Pops the loop stacks. \\
SPU & Pushes the status stack. \\
SPO & Pops the status stack. \\
PPU & Pushes the PC stack. \\
PPO & Pops the PC stack. \\
FC & Causes a cache flush.
\end{tabular}

\section*{Nop (Type 21)}

No Operation (NOP).
Syntax

NOP;
Function
A null operation; only increments the fetch address.
Type 21 Opcode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 3 & 3 & & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline & 000 & & \multicolumn{5}{|c|}{00000} & 0 & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}

\section*{Group IV Instructions (Miscellaneous)}

\section*{Idle (Type 22)}

Idle.
Syntax
IDLE ;

\section*{Function}

Executes a NOP and puts the processor in a low power state. The processor remains in the low power state until an interrupt occurs. On return from the interrupt, execution continues at the instruction following the IDLE instruction.

Type 22 Opcode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 3 & 3 & & 35 & 34 & 33 & 32 & 31 & 3 & & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline \multicolumn{3}{|c|}{000} & \multicolumn{5}{|c|}{00000} & 1 & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}

\title{
Idle 16 (Type 23)
}

Idle16.
Syntax
IDLE16 ;
Function


The processor does not support this instruction during DMA transfers, host accesses, or multiprocessing.

This instruction executes a NOP and puts the processor in a low power state until an external interrupt \(\left(\overline{\operatorname{IRQ}}_{2-0}\right)\), a DMA interrupt, or a VIRPT vector interrupt occurs.

IDLE16 is a lower power version of the IDLE instruction. Like the IDLE instruction, IDLE16 halts the processor, but the internal clock continues to run at \(1 / 16\) th the rate of CLKIN. All internal memory transfers require an extra fifteen cycles. The serial clocks and frame syncs (if the processor is source) are divided down by a factor of sixteen during IDLE16.

The processor remains in the low power state until an interrupt occurs.
To exit IDLE16, your application software can:
- Assert the external \(\overline{\mathrm{IRQ}} \mathrm{x}\) pin.
- Generate a timer interrupt.

After returning from the interrupt, execution continues at the instruction following the IDLE16 instruction.

\section*{Group IV Instructions (Miscellaneous)}

During IDLE16, the processor does not support:
- Host accesses

Make sure your application software does not assert \(\overline{\mathrm{HBR}}\).
- Multiprocessor bus arbitration (synchronous accesses)
- External port DMA
- SDRAM accesses
- Serial port transfers

Type 23 Opcode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline \multicolumn{3}{|c|}{000} & \multicolumn{5}{|c|}{00000} & 1 & \multicolumn{2}{|r|}{01} & & & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}

\section*{Cjump/Rframe (Type 24)}

CJUMP/RFRAME (Compiler-generated instruction).

\section*{Syntax}

CJUMP
\[
\left|\begin{array}{c}
\text { function } \\
(P C, \text { <reladdr24>) }
\end{array}\right| \quad \text { (DB) ; }
\]

RFRAME ;

\section*{Function}

The CJUMP instruction is generated by the C compiler for function calls, and is not intended for use in assembly language programs. CJUMP combines a direct or PC-relative jump with register transfer operations that save the frame and stack pointers. The RFRAME instruction reverses the register transfers to restore the frame and stack pointers.

The symbol "function" is a 24 -bit immediate address for direct jumps. The PC-relative address is a 24 -bit, twos-complement value. The (DB) modifier causes the jump to be delayed.

The different forms of this instruction perform various operations.
\begin{tabular}{|l|l|}
\hline \begin{tabular}{l} 
Compiler-Generated \\
Instruction
\end{tabular} & Operations Performed \\
\hline \hline CJUMP function (DB); & \begin{tabular}{l} 
JUMP function (DB), R2=I6, \\
I \(6=I 7 ;\)
\end{tabular} \\
\hline CJUMP (PC, <reladdr24>) (DB); & \begin{tabular}{l} 
JUMP (PC,function) (DB), R2=I6, \\
I6=I7;
\end{tabular} \\
\hline RFRAME; & I7=I6, I6=DM(0,I6); \\
\hline
\end{tabular}

Type 24 Opcode (with direct branch)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline & \multicolumn{3}{|l|}{0001} & \multicolumn{4}{|c|}{1000} & \multicolumn{4}{|c|}{0000} & \multicolumn{4}{|c|}{0100} & \multicolumn{4}{|c|}{0000} & \multicolumn{4}{|c|}{0000} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{24}{|c|}{ADDR} \\
\hline
\end{tabular}

Type 24 Opcode (with PC-relative branch)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\hline & \multicolumn{3}{|l|}{0001} & \multicolumn{4}{|c|}{1000} & \multicolumn{4}{|c|}{0100} & \multicolumn{4}{|c|}{0100} & \multicolumn{4}{|c|}{0000} & \multicolumn{4}{|c|}{0000} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & \multicolumn{23}{|c|}{RELADDR} \\
\hline
\end{tabular}

Type 24 Opcode (RFRAME)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 & 39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 & 31 & 30 & 29 & 28 & 27 & 26 & 25 & \multicolumn{2}{|l|}{24} \\
\hline & \multicolumn{3}{|l|}{0001} & \multicolumn{4}{|c|}{1001} & \multicolumn{4}{|c|}{0000} & \multicolumn{4}{|c|}{0000} & \multicolumn{4}{|c|}{0000} & \multicolumn{4}{|c|}{0000} & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline & \multicolumn{3}{|l|}{0000} & \multicolumn{4}{|c|}{0000} & \multicolumn{4}{|c|}{0000} & \multicolumn{4}{|c|}{0000} & \multicolumn{4}{|c|}{0000} & \multicolumn{4}{|c|}{0000} \\
\hline
\end{tabular}

A-82 ADSP-21065L SHARC DSP Technical Reference

\section*{Instruction Set Reference}
\begin{tabular}{ll} 
Bits & Description \\
\hline ADDR & \begin{tabular}{l} 
Specifies a \(24-\) bit program memory address for \\
"function."
\end{tabular} \\
RELADDR & \begin{tabular}{l} 
Specifies a \(24-\)-bit, twos-complement value that is \\
added to the current PC value to generate the \\
branch address.
\end{tabular}
\end{tabular}

Group IV Instructions (Miscellaneous)

\section*{B COMPUTE OPERATION REFERENCE}

Compute operations execute in the Multiplier, the ALU and the Shifter. The 23-bit compute field is like a mini-instruction within the instruction and can be specified for a variety of compute operations. This appendix describes each compute operation in detail, including its assembly language syntax and opcode field.

A compute operation is one of the following:
- Single-function operations involve a single computation unit.
- Multifunction operations specify parallel operation of the Multiplier and the ALU or two operations in the ALU.
- The MR register transfer is a special type of compute operation used to access the fixed-point accumulator in the Multiplier. For more information, see " \(\mathrm{MR}=\mathrm{Rn} / \mathrm{Rn}=M \mathrm{M}\) " on page \(\mathrm{B}-60\).

The operations in each category are described in the following sections. For each operation, the assembly language syntax, the function, and the opcode format and contents are specified. For more information, see Table A-1 on page A-11.

\section*{Single-Function Operations}

\section*{Single-Function Operations}

The compute field of a single-function operation looks like:


An operation determined by OPCODE is executed in the computation unit specified by CU. The \(x\)-and the \(y\)-operands are received from data registers RX and RY. The result operand is returned to data register RN.

The CU (computation unit) field is defined as follows:
- \(\mathrm{CU}=00\) ALU operations
- \(\mathrm{CU}=01\) Multiplier operations
- \(C U=10 \quad\) Shifter operations

In some Shifter operations, data register RN is used both as a destination for a result operand and as source for a third input operand.

The available operations and their 8-bit OPCODE values are listed in the following sections, organized by computation unit: ALU, Multiplier and Shifter. In each section, the syntax and opcodes for the operations are first summarized and then the operations are described in detail.

\section*{ALU Operations}

This section describes the ALU operations. Table B-1 and Table B-2 summarize the syntax and opcodes for the fixed-point and floating-point ALU operations, respectively.

In these tables, the individual registers of the Register File are prefixed with an " \(F\) " when used in floating-point computations. They are prefixed

\section*{Compute Operation Reference}
with an " \(R\) " when used in fixed-point computations. The following instructions, for example, use the same registers:
```

F0=F1 * F2; floating-point multiply
R0=R1 * R2; fixed-point multiply

```

The \(F\) and \(R\) prefixes do not affect the 32-bit (or 40-bit) data transfer. They determine only how the ALU, Multiplier, or Shifter treat the data. Since the assembler is case-insensitive, the \(F\) and \(R\) prefixes can be upperor lowercase.

Table B-1. Fixed-point ALU operations
\begin{tabular}{|l|l|}
\hline Syntax & Opcode \\
\hline \hline\(R n=R x+R y\) & 00000001 \\
\hline\(R n=R x-R y\) & 00000010 \\
\hline\(R n=R x+R y+C I\) & 00000101 \\
\hline\(R n=R x-R y+C I-1\) & 00000110 \\
\hline\(R n=(R x+R y) / 2\) & 00001001 \\
\hline\(C O M P(R x, R y)\) & 00001010 \\
\hline\(R n=R x+C I\) & 00100101 \\
\hline\(R n=R x+C I-1\) & 0110 \\
\hline\(R n=R x+1\) & 00101001 \\
\hline\(R n=R x-1\) & 00101010 \\
\hline\(R n=-R x\) & 00110000 \\
\hline\(R n=A B S \quad R x\) & \(0010 \quad 0001\) \\
\hline\(R n=P A S S\) & \(R x\) \\
\hline
\end{tabular}

\section*{Single-Function Operations}

Table B-1. Fixed-point ALU operations (Cont'd)
\begin{tabular}{|l|l|}
\hline Syntax & Opcode \\
\hline \hline\(R n=\) Rx AND Ry & 01000000 \\
\hline\(R n=R x\) OR Ry & 01000001 \\
\hline\(R n=R x\) XOR Ry & 01000010 \\
\hline\(R n=\) NOT Rx & 01000011 \\
\hline\(R n=\) MIN(Rx, Ry) & 01100001 \\
\hline\(R n=\) MAX(Rx, Ry) & 01100010 \\
\hline\(R n=\) CLIP Rx BY Ry & 01100011 \\
\hline
\end{tabular}

Table B-2. Floating-point ALU operations
\begin{tabular}{|l|l|}
\hline Syntax & Opcode \\
\hline \hline Fn \(=\) Fx + Fy & 10000001 \\
\hline Fn \(=\) Fx - Fy & 10000010 \\
\hline Fn \(=\) ABS (Fx + Fy) & 10010001 \\
\hline Fn \(=\) ABS (Fx - Fy) & 10010010 \\
\hline Fn \(=(\) Fx + Fy)/2 & 10001001 \\
\hline Fn \(=\) COMP (Fx, Fy) & 10001010 \\
\hline Fn \(=-F x\) & 10100010 \\
\hline Fn \(=\) ABS Fx & 10110000 \\
\hline Fn \(=\) PASS Fx & 10100001 \\
\hline
\end{tabular}

Table B-2. Floating-point ALU operations (Cont'd)
\begin{tabular}{|c|c|}
\hline Syntax & Opcode \\
\hline \(\mathrm{Fn}=\mathrm{RND} \mathrm{Fx}\) & 10100101 \\
\hline \(\mathrm{Fn}=\) SCALB Fx BY Ry & 10111101 \\
\hline \(\mathrm{Rn}=\mathrm{MANT} \mathrm{Fx}\) & 10101101 \\
\hline \(\mathrm{Rn}=\mathrm{LOGB} \mathrm{Fx}\) & 11000001 \\
\hline Rn = FIX FX BY Ry & 11011001 \\
\hline Rn \(=\) FIX FX & 11001001 \\
\hline Rn = TRUNC Fx BY Ry & 11011101 \\
\hline \(\mathrm{Rn}=\) TRUNC Fx & 11001101 \\
\hline \(\mathrm{Fn}=\mathrm{FLOAT}\) Rx BY Ry & 11011010 \\
\hline \(\mathrm{Fn}=\mathrm{FLOAT} \mathrm{Rx}\) & 11001010 \\
\hline \(\mathrm{Fn}=\) RECIPS Fx & 11000100 \\
\hline \(\mathrm{Fn}=\) RSQRTS Fx & 11000101 \\
\hline Fn = Fx COPYSIGN Fy & 11100000 \\
\hline \(F \mathrm{n}=\mathrm{MIN}(\mathrm{Fx}, \mathrm{Fy})\) & 11100001 \\
\hline \(F N=\operatorname{MAX}(F x, F y)\) & 11100010 \\
\hline Fn = CLIP Fx By Fy & 11100011 \\
\hline
\end{tabular}

\section*{Single-Function Operations}

\section*{Rn = \(\mathrm{Rx}+\mathrm{Ry}\)}

\section*{Function}

Adds the fixed-point fields in registers \(R x\) and Ry. The result is placed in the fixed-point field in register Rn. The floating-point extension field in Rn is set to all 0 s . In saturation mode (the ALU saturation mode bit in MODE1 set) positive overflows return the maximum positive number ( \(0 \times 7\) FFF FFFF), and negative overflows return the minimum negative number ( \(0 \times 8000\) 0000).

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1, otherwise cleared. \\
\hline AV & Set if the XOR of the carries of the two most significant adder stages is 1, otherwise cleared. \\
\hline AC & Set if the carry from the most significant adder stage is 1 , otherwise cleared. \\
\hline AS & Cleared. \\
\hline AI & Cleared. \\
\hline
\end{tabular}

\section*{\(R n=R x-R y\)}

\section*{Function}

Subtracts the fixed-point field in register Ry from the fixed-point field in register \(R x\). The result is placed in the fixed-point field in register \(R n\). The floating-point extension field in \(R n\) is set to all 0 s. In saturation mode (the ALU saturation mode bit in MODE1 set) positive overflows return the maximum positive number ( \(0 \times 7\) FFF FFFF), and negative overflows return the minimum negative number ( \(0 \times 80000000\) ).

Status Flags
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1, otherwise cleared. \\
\hline AV & Set if the XOR of the carries of the two most significant adder stages is \(1,0 t h e r w i s e ~ c l e a r e d . ~\) \\
\hline AC & Set if the carry from the most significant adder stage is 1, otherwise cleared. \\
\hline AS & Cleared. \\
\hline A I & Cleared. \\
\hline
\end{tabular}

\section*{\(\mathbf{R n}=\mathbf{R x}+\mathrm{Ry}+\mathrm{Cl}\)}

\section*{Function}

Adds with carry (AC from ASTAT) the fixed-point fields in registers \(R x\) and Ry. The result is placed in the fixed-point field in register Rn. The floating-point extension field in \(R n\) is set to all 0 s. In saturation mode (the ALU saturation mode bit in MODE1 set) positive overflows return the maximum positive number ( \(0 \times 7\) FFF FFFF), and negative overflows return the minimum negative number ( \(0 \times 80000000\) ).

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1, otherwise cleared. \\
\hline AV & Set if the XOR of the carries of the two most significant adder stages is 1 , otherwise cleared. \\
\hline AC & Set if the carry from the most significant adder stage is 1, otherwise cleared. \\
\hline AS & Cleared. \\
\hline A I & Cleared. \\
\hline
\end{tabular}

\section*{Compute Operation Reference}

\section*{\(\mathrm{Rn}=\mathrm{Rx}-\mathrm{Ry}+\mathrm{Cl}-1\)}

\section*{Function}

Subtracts with borrow (AC -1 from ASTAT) the fixed-point field in register Ry from the fixed-point field in register Rx. The result is placed in the fixed-point field in register Rn. The floating-point extension field in Rn is set to all 0 s . In saturation mode (the ALU saturation mode bit in MODE1 set) positive overflows return the maximum positive number ( \(0 \times 7\) FFF FFFF), and negative overflows return the minimum negative number ( \(0 \times 8000\) 0000).

Status Flags
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1 , otherwise cleared. \\
\hline AV & Set if the XOR of the carries of the two most significant adder stages is 1, otherwise cleared. \\
\hline AC & Set if the carry from the most significant adder stage is 1, otherwise cleared. \\
\hline AS & Cleared. \\
\hline AI & Cleared. \\
\hline
\end{tabular}

\section*{Single-Function Operations}

\section*{\(R n=(R x+R y) / 2\)}

\section*{Function}

Adds the fixed-point fields in registers \(R x\) and \(R y\) and divides the result by 2. The result is placed in the fixed-point field in register Rn. The float-ing-point extension field in Rn is set to all 0 s . Rounding is to nearest (IEEE) or by truncation, as defined by the rounding mode bit in the MODE1 register.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the fixed-point output is all os, otherwise \\
cleared.
\end{tabular} \\
AN & \begin{tabular}{l} 
Cleared. \\
Set if the most significant output bit is l, otherwise \\
cleared.
\end{tabular} \\
AV & \begin{tabular}{l} 
Cleared. \\
AC
\end{tabular}\(\quad\)\begin{tabular}{l} 
Set if the carry from the most significant adder stage \\
is \(1,0 t h e r w i s e ~ c l e a r e d . ~\)
\end{tabular} \\
AS & Cleared. \\
AI & Cleared.
\end{tabular}

\section*{Compute Operation Reference}

\section*{COMP(Rx, Ry)}

\section*{Function}

Compares the fixed-point field in register \(R \times\) with the fixed-point field in register Ry. Sets the AZ flag if the two operands are equal, and the AN flag if the operand in register \(R x\) is smaller than the operand in register \(R y\).

The ASTAT register stores the results of the previous eight ALU compare operations in bits 24:31. These bits are shifted right (bit 24 is overwritten) whenever a fixed-point or floating-point compare instruction is executed. The MSB of ASTAT is set if the \(x\) operand is greater than the \(Y\) operand (its value is the AND of \(\overline{A Z}\) and \(\overline{A N})\); otherwise, it is cleared.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the operands in registers Rx and Ry are equal, \\
otherwise cleared.
\end{tabular} \\
AU & Cleared. \\
AN & \begin{tabular}{l} 
Set if the operand in the Rx register is smaller than \\
the operand in the Ry register, otherwise cleared.
\end{tabular} \\
AV & Cleared. \\
AC & Cleared. \\
AS & Cleared. \\
AI & Cleared.
\end{tabular}

\section*{Single-Function Operations}

\section*{\(\mathrm{Rn}=\mathrm{Rx}+\mathrm{Cl}\)}

\section*{Function}

Adds the fixed-point field in register \(R x\) with the carry flag from the ASTAT register (AC). The result is placed in the fixed-point field in register Rn . The floating-point extension field in Rn is set to all 0 s. In saturation mode (the ALU saturation mode bit in MODE1 set) positive overflows return the maximum positive number ( \(0 \times 7\) FFF FFFF).

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1 , otherwise cleared. \\
\hline AV & Set if the XOR of the carries of the two most significant adder stages is 1, otherwise cleared. \\
\hline AC & Set if the carry from the most significant adder stage is 1 , otherwise cleared. \\
\hline AS & Cleared. \\
\hline AI & Cleared. \\
\hline
\end{tabular}

\section*{\(\mathrm{Rn}=\mathrm{Rx}+\mathrm{Cl}-1\)}

\section*{Function}

Adds the fixed-point field in register \(R x\) with the borrow from the ASTAT register ( \(A C-1\) ). The result is placed in the fixed-point field in register \(R n\). The floating-point extension field in Rn is set to all 0 s. In saturation mode (the ALU saturation mode bit in MODE1 set) positive overflows return the maximum positive number ( \(0 \times 7\) FFF FFFF).

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1 , otherwise cleared. \\
\hline AV & Set if the XOR of the carries of the two most significant adder stages is 1, otherwise cleared. \\
\hline AC & Set if the carry from the most significant adder stage is 1, otherwise cleared. \\
\hline AS & Cleared. \\
\hline A I & Cleared. \\
\hline
\end{tabular}

\section*{Single-Function Operations}

\section*{\(\mathbf{R n}=\mathbf{R x}+1\)}

\section*{Function}

Increments the fixed-point operand in register Rx. The result is placed in the fixed-point field in register Rn. The floating-point extension field in Rn is set to all 0s. In saturation mode (the ALU saturation mode bit in MODE1 set), overflow causes the maximum positive number ( \(0 \times 7\) FFF FFFF) to be returned.

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1 , otherwise cleared. \\
\hline AV & Set if the XOR of the carries of the two most significant adder, stages is 1, otherwise cleared. \\
\hline AC & Set if the carry from the most significant adder stage is 1, otherwise cleared. \\
\hline AS & Cleared. \\
\hline A I & Cleared. \\
\hline
\end{tabular}

\section*{\(R n=R x-1\)}

\section*{Function}

Decrements the fixed-point operand in register Rx. The result is placed in the fixed-point field in register Rn. The floating-point extension field in Rn is set to all 0s. In saturation mode (the ALU saturation mode bit in MODE1 set), underflow causes the minimum negative number ( \(0 \times 8000\) 0000) to be returned.

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1, otherwise cleared. \\
\hline AV & Set if the XOR of the carries of the two most significant adder stages is 1, otherwise cleared. \\
\hline AC & Set if the carry from the most significant adder stage is 1, otherwise cleared. \\
\hline AS & Cleared. \\
\hline A I & Cleared. \\
\hline
\end{tabular}

\section*{Single-Function Operations}

\section*{\(R n=-R x\)}

\section*{Function}

Negates the fixed-point operand in Rx by twos complement. The result is placed in the fixed-point field in register Rn. The floating-point extension field in \(R n\) is set to all 0 s. Negation of the minimum negative number ( \(0 \times 80000000\) ) causes an overflow. In saturation mode (the ALU saturation mode bit in MODE1 set), overflow causes the maximum positive number ( \(0 \times 7\) FFF FFFF) to be returned.

Status Flags
\begin{tabular}{ll} 
Flag & Description \\
AZ & Set if the fixed-point output is all 0 s. \\
AU & Cleared. \\
AN & Set if the most significant output bit is 1. \\
AV & \begin{tabular}{l} 
Set if the X0R of the carries of the two most signif- \\
icant adder stages is 1.
\end{tabular} \\
AC & \begin{tabular}{l} 
Set if the carry from the most significant adder stage \\
is \(1,0 t h e r w i s e ~ c l e a r e d . ~\)
\end{tabular} \\
AS & \begin{tabular}{l} 
Cleared. \\
AI
\end{tabular}
\end{tabular}

\section*{Compute Operation Reference}

\section*{\(R n=A B S R x\)}

\section*{Function}

Determines the absolute value of the fixed-point operand in Rx. The result is placed in the fixed-point field in register Rn. The floating-point extension field in Rn is set to all 0 s . \(A B S\) of the minimum negative number ( \(0 \times 80000000\) ) causes an overflow. In saturation mode (the ALU saturation mode bit in MODE1 set), overflow causes the maximum positive number ( \(0 \times 7\) FFF FFFF) to be returned.

Status Flags
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1, otherwise cleared. \\
\hline AV & Set if the XOR of the carries of the two most significant adder stages is 1 , otherwise cleared. \\
\hline AC & Set if the carry from the most significant adder stage is 1 , otherwise cleared. \\
\hline AS & Set if the fixed-point operand in \(R x\) is negative, otherwise cleared. \\
\hline AI & Cleared. \\
\hline
\end{tabular}

\section*{Single-Function Operations}

\section*{Rn = PASS Rx}

\section*{Function}

Passes the fixed-point operand in \(R x\) through the ALU to the fixed-point field in register Rn. The floating-point extension field in Rn is set to all 0 s. Status Flags
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1, otherwise cleared. \\
\hline AV & Cleared. \\
\hline AC & Cleared. \\
\hline AS & Cleared. \\
\hline A I & Cleared. \\
\hline
\end{tabular}

\section*{Rn = Rx AND Ry}

\section*{Function}

Logically ANDs the fixed-point operands in Rx and Ry. The result is placed in the fixed-point field in Rn. The floating-point extension field in Rn is set to all 0 s.

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline F1ag & Description \\
\hline AZ & Set if the fixed-point output is all 0s, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the most significant output bit is 1, otherwise cleared. \\
\hline AV & Cleared. \\
\hline AC & Cleared. \\
\hline AS & Cleared. \\
\hline A I & Cleared. \\
\hline
\end{tabular}

\section*{Single-Function Operations}

\section*{\(R n=R x O R y\)}

\section*{Function}

Logically 0 Rs the fixed-point operands in \(R x\) and \(R y\). The result is placed in the fixed-point field in Rn. The floating-point extension field in \(R n\) is set to all 0 s.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the fixed-point output is all 0 s, otherwise \\
cleared.
\end{tabular} \\
AU Cleared. \\
AN & \begin{tabular}{l} 
Set if the most significant output bit is 1, cleared.
\end{tabular} \\
AV & Cleared. \\
AC & Cleared. \\
AS & Cleared. \\
AI & Cleared.
\end{tabular}

\section*{Rn = Rx XOR Ry}

\section*{Function}

Logically \(X 0\) Rs the fixed-point operands in \(R x\) and \(R y\). The result is placed in the fixed-point field in Rn . The floating-point extension field in Rn is set to all 0 s.

Status Flags
Flag Description

AZ Set if the fixed-point output is all 0s, otherwise cleared.

Cleared.

AN Set if the most significant output bit is 1, otherwise cleared.

AV Cleared.

AC Cleared.

AS Cleared.

AI Cleared.

\section*{Single-Function Operations}

\section*{Rn = NOT Rx}

\section*{Function}

Logically complements the fixed-point operand in Rx. The result is placed in the fixed-point field in Rn . The floating-point extension field in Rn is set to all 0 s .

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the fixed-point output is all 0 s, otherwise \\
cleared.
\end{tabular} \\
AU & Cleared. \\
AN & \begin{tabular}{l} 
Set if the most significant output bit is 1, cleared.
\end{tabular} \\
AV & Cleared. \\
AC & Cleared. \\
AS & Cleared. \\
AI & Cleared.
\end{tabular}

\section*{Compute Operation Reference}

\section*{Rn = MIN(Rx, Ry)}

\section*{Function}

Returns the smaller of the two fixed-point operands in \(R x\) and \(R y\). The result is placed in the fixed-point field in register Rn . The floating-point extension field in Rn is set to all 0 s.

Status Flags
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the fixed-point output is all 0s, otherwise \\
cleared.
\end{tabular} \\
AU & Cleared. \\
AN & \begin{tabular}{l} 
Set if the most significant output bit is 1, otherwise
\end{tabular} \\
AV & Cleared. \\
AC & Cleared. \\
AS & Cleared. \\
AI & Cleared.
\end{tabular}

\section*{Single-Function Operations}

\section*{Rn = MAX(Rx, Ry\()\)}

\section*{Function}

Returns the larger of the two fixed-point operands in Rx and Ry. The result is placed in the fixed-point field in register Rn. The floating-point extension field in Rn is set to all 0 s.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the fixed-point output is all 0 s, otherwise \\
cleared.
\end{tabular} \\
AU & Cleared. \\
AN & \begin{tabular}{l} 
Set if the most significant output bit is 1, cleared.
\end{tabular} \\
AV & Cleared. \\
AC & Cleared. \\
AS & Cleared. \\
AI & Cleared.
\end{tabular}

\section*{Rn = CLIP Rx BY Ry}

\section*{Function}

Returns the fixed-point operand in \(R \times\) if the absolute value of the operand in \(R x\) is less than the absolute value of the fixed-point operand in Ry. Otherwise, returns \(|R y|\) if \(R x\) is positive, and \(-|R y|\) if \(R x\) is negative. The result is placed in the fixed-point field in register Rn. The floating-point extension field in Rn is set to all 0 s.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the fixed-point output is all 0 s, otherwise \\
cleared.
\end{tabular} \\
AU & Cleared. \\
AN & \begin{tabular}{l} 
Set if the most significant output bit is 1, cleared. otherwise
\end{tabular} \\
AV & Cleared. \\
AC & Cleared. \\
AS & Cleared. \\
AI & Cleared.
\end{tabular}

\section*{Fn = Fx + Fy}

\section*{Function}

Adds the floating-point operands in registers Fx and Fy. The normalized result is placed in register Fn . Rounding is to nearest (IEEE) or by truncation, to a 32 -bit or to a 40 -bit boundary, as defined by the rounding mode and rounding boundary bits in MODE1. Postrounded overflow returns \(\pm\) Infinity (round-to-nearest) or \(\pm\) NORM.MAX (round-to-zero). Postrounded denormal returns \(\pm\) Zero. Denormal inputs are flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the postrounded result is a denormal (unbiased \\
exponent <-126) or zero, otherwise cleared.
\end{tabular} \\
AU & \begin{tabular}{l} 
Set if the postrounded result is a denormal, other- \\
wise cleared.
\end{tabular} \\
AN & \begin{tabular}{l} 
Set if the floating-point result is negative, other- \\
wise cleared.
\end{tabular} \\
AV & \begin{tabular}{l} 
Set if the postrounded result overflows (unbiased \\
exponent +127), otherwise cleared.
\end{tabular} \\
AS & \begin{tabular}{l} 
Cleared. \\
AI
\end{tabular}\(\quad\)\begin{tabular}{l} 
Set ifeither of the input operands is a NAN, or if \\
they are opposite-signed Infinities, otherwise \\
cleared.
\end{tabular}
\end{tabular}

\section*{Compute Operation Reference}

\section*{\(\mathrm{Fn}=\mathrm{Fx}-\mathrm{Fy}\)}

\section*{Function}

Subtracts the floating-point operand in register Fy from the floating-point operand in register Fx . The normalized result is placed in register Fn . Rounding is to nearest (IEEE) or by truncation, to a 32 -bit or to a 40 -bit boundary, as defined by the rounding mode and rounding boundary bits in MODE1. Postrounded overflow returns \(\pm\) Infinity (round-to-nearest) or \(\pm\) NORM.MAX (round-to-zero). Postrounded denormal returns \(\pm\) Zero. Denormal inputs are flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

Status Flags
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the postrounded result is a denormal (unbiased \\
exponent <-126) or zero, otherwise cleared.
\end{tabular} \\
AU & \begin{tabular}{l} 
Set if the postrounded result is a denormal, other- \\
wise cleared.
\end{tabular} \\
AN & \begin{tabular}{l} 
Set if the floating-point result is negative, other- \\
wise cleared.
\end{tabular} \\
AV & \begin{tabular}{l} 
Set if the postrounded result overflows (unbiased \\
exponent +127), otherwise cleared.
\end{tabular} \\
AS Cleared. & Cleared. \\
AI & \begin{tabular}{l} 
Set if either of the input operands is a NAN, or if \\
they are like-signed Infinities, otherwise cleared.
\end{tabular}
\end{tabular}

\section*{Single-Function Operations}

\section*{Fn = ABS (Fx + Fy)}

\section*{Function}

Adds the floating-point operands in registers Fx and Fy, and places the absolute value of the normalized result in register Fn . Rounding is to nearest (IEEE) or by truncation, to a 32 -bit or to a 40 -bit boundary, as defined by the rounding mode and rounding boundary bits in MODE1. Postrounded overflow returns + Infinity (round-to-nearest) or +NORM.MAX (round-to-zero). Postrounded denormal returns +Zero. Denormal inputs are flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the postrounded result is a denormal (unbiased exponent <-126) or zero, otherwise cleared. \\
\hline AU & Set if the postrounded result is a denormal, otherwise cleared. \\
\hline AN & Cleared. \\
\hline AV & Set if the postrounded result overflows (unbiased exponent > +127), otherwise cleared. \\
\hline AC & Cleared. \\
\hline AS & Cleared. \\
\hline A I & Set if either of the input operands is a NAN, or if they are opposite-signed Infinities, otherwise cleared. \\
\hline
\end{tabular}

\section*{Compute Operation Reference}

\section*{Fn = ABS (Fx-Fy)}

\section*{Function}

Subtracts the floating-point operand in Fy from the floating-point operand in Fx and places the absolute value of the normalized result in register Fn . Rounding is to nearest (IEEE) or by truncation, to a 32 -bit or to a 40-bit boundary, as defined by the rounding mode and rounding boundary bits in MODE1. Postrounded overflow returns + Infinity (round-to-nearest) or +NORM.MAX (round-to-zero). Postrounded denormal returns + Zero. Denormal inputs are flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the postrounded result is a denormal (unbiased exponent <-126) or zero, otherwise cleared. \\
\hline AU & Set if the postrounded result is a denormal, otherwise cleared. \\
\hline AN & Cleared. \\
\hline AV & Set if the postrounded result overflows (unbiased exponent > +127), otherwise cleared. \\
\hline AC & Cleared. \\
\hline AS & Cleared. \\
\hline AI & Set if either of the input operands is a NAN, or if they are like-signed Infinities, otherwise cleared. \\
\hline
\end{tabular}

\section*{\(F n=(F x+F y) / 2\)}

\section*{Function}

Adds the floating-point operands in registers Fx and Fy and divides the result by 2 , by decrementing the exponent of the sum before rounding. The normalized result is placed in register Fn. Rounding is to nearest (IEEE) or by truncation, to a 32 -bit or to a 40 -bit boundary, as defined by the rounding mode and rounding boundary bits in MODE1. Postrounded overflow returns \(\pm\) Infinity (round-to-nearest) or \(\pm\) NORM.MAX (round-to-zero). Postrounded denormal results return \(\pm\) Zero. A denormal input is flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the postrounded result is a denormal (unbiased exponent <-126) or zero, otherwise cleared. \\
\hline AU & Set if the postrounded result is a denormal, otherwise cleared. \\
\hline AN & Set if the floating-point result is negative, otherwise cleared. \\
\hline AV & Set if the postrounded result overflows (unbiased exponent > +127), otherwise cleared. \\
\hline AC & Cleared. \\
\hline AS & Cleared. \\
\hline A I & Set if either of the input operands is a NAN, or if they are opposite-signed Infinities, otherwise cleared. \\
\hline
\end{tabular}

\section*{Compute Operation Reference}

\section*{COMP(Fx, Fy)}

\section*{Function}

Compares the floating-point operand in register Fx with the floating-point operand in register Fy. Sets the AZ flag if the two operands are equal, and the AN flag if the operand in register Fx is smaller than the operand in register Fy.

The ASTAT register stores the results of the previous eight ALU compare operations in bits 24-31. These bits are shifted right (bit 24 is overwritten) whenever a fixed-point or floating-point compare instruction is executed. The MSB of ASTAT is set if the X-operand is greater than the Y-operand (its value is the \(A N D\) of \(\overline{A Z}\) and \(\overline{A N}\) ); otherwise, it is cleared.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the operands in registers Fx and Fy are equal, \\
otherwise cleared.
\end{tabular} \\
AU Cleared. \\
AN & \begin{tabular}{l} 
Set if the operand in the Fx register is smaller than \\
the operand in the Fy register, otherwise cleared.
\end{tabular} \\
AV & Cleared. \\
AC & Cleared. \\
AS & Cleared. \\
AI & \begin{tabular}{l} 
Set if either of the input operands is a NAN, other- \\
wise cleared.
\end{tabular}
\end{tabular}

\section*{Single-Function Operations}

\section*{\(\mathrm{Fn}=-\mathrm{Fx}\)}

\section*{Function}

Complements the sign bit of the floating-point operand in Fx. The complemented result is placed in register Fn. A denormal input is flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the result operand is a \(\pm\) Zero, otherwise \\
cleared.
\end{tabular} \\
AU Cleared. \\
AN & \begin{tabular}{l} 
Set if the floating-point result is negative, other- \\
wise cleared.
\end{tabular} \\
AV & Cleared. \\
AC & Cleared. \\
AS & Cleared. \\
AI & Set if the input operand is a NAN, otherwise cleared.
\end{tabular}

\section*{Fn = ABS Fx}

\section*{Function}

Returns the absolute value of the floating-point operand in register Fx by setting the sign bit of the operand to 0 . Denormal inputs are flushed to + Zero. A NAN input returns an all 1 s result.

Status Flags
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the result operand is +Zero, otherwise \\
cleared.
\end{tabular} \\
AU & Cleared. \\
AN & Cleared. \\
AV & Cleared. \\
AC & Cleared. \\
AS & \begin{tabular}{l} 
Set if the input operand is negative, otherwise \\
cleared. \\
AI
\end{tabular}
\end{tabular}

\section*{Single-Function Operations}

\section*{Fn = PASS Fx}

\section*{Function}

Passes the floating-point operand in Fx through the ALU to the float-ing-point field in register Fn . Denormal inputs are flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the result operand is a \(\pm\) Zero, otherwise cleared. \\
\hline AU & Cleared. \\
\hline AN & Set if the floating-point result is negative, otherwise cleared. \\
\hline AV & Cleared. \\
\hline AC & Cleared. \\
\hline AS & Cleared. \\
\hline AI & Set if the input operand is a NAN, otherwise cleared. \\
\hline
\end{tabular}

\section*{Compute Operation Reference}

\section*{Fn = RND Fx}

\section*{Function}

Rounds the floating-point operand in register Fx to a 32 bit boundary. Rounding is to nearest (IEEE) or by truncation, as defined by the rounding mode bit in MODE1. Postrounded overflow returns \(\pm\) Infinity (round-to-nearest) or \(\pm\) NORM.MAX (round-to-zero). A denormal input is flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the result operand is a \(\pm\) Zero, otherwise \\
cleared.
\end{tabular} \\
AU & \begin{tabular}{l} 
Cleared. \\
SN
\end{tabular} \\
AV \begin{tabular}{l} 
wise cleared.
\end{tabular} \\
\begin{tabular}{l} 
Set if the postrounded result overflows (unbiased \\
exponent \(>+127), ~ o t h e r w i s e ~ c l e a r e d . ~\)
\end{tabular} \\
AS & \begin{tabular}{l} 
Cleared. \\
Cleared.
\end{tabular}
\end{tabular}

\section*{Single-Function Operations}

\section*{Fn = SCALB Fx BY Ry}

\section*{Function}

Scales the exponent of the floating-point operand in Fx by adding to it the fixed-point twos-complement integer in Ry. The scaled floating-point result is placed in register Fn. Overflow returns \(\pm\) Infinity (round-to-nearest) or \(\pm\) NORM.MAX (round-to-zero). Denormal returns \(\pm\) Zero.
Denormal inputs are flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

Status Flags
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the result is a denormal (unbiased exponent < 126) or zero, otherwise cleared. \\
\hline AU & Set if the postrounded result is a denormal, otherwise cleared. \\
\hline AN & Set if the floating-point result is negative, otherwise cleared. \\
\hline AV & Set if the result overflows (unbiased exponent > +127), otherwise cleared. \\
\hline AC & Cleared. \\
\hline AS & Cleared. \\
\hline AI & Set if the input is a NAN, an otherwise cleared. \\
\hline
\end{tabular}

\section*{Rn = MANT \(\mathbf{F x}\)}

\section*{Function}

Extracts the mantissa (fraction bits with explicit hidden bit, excluding the sign bit) from the floating-point operand in Fx. The unsigned-magnitude result is left-justified ( 1.31 format) in the fixed-point field in Rn. Rounding modes are ignored and no rounding is performed because all results are inherently exact. Denormal inputs are flushed to \(\pm\) Zero. A NAN or an Infinity input returns an all \(1 s\) result ( -1 in signed fixed-point format).

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & Set if the result is zero, otherwise cleared. \\
AU & Cleared. \\
AN & Cleared. \\
AV & Cleared. \\
AC & Cleared. \\
AS & Set if the input is negative, otherwise cleared. \\
AI & \begin{tabular}{l} 
Set if the input operands is a NAN or an Infinity, \\
otherwise cleared.
\end{tabular}
\end{tabular}

\section*{Rn = LOGB Fx}

\section*{Function}

Converts the exponent of the floating-point operand in register Fx to an unbiased twos-complement fixed-point integer. The result is placed in the fixed-point field in register Rn. Unbiasing is done by subtracting 127 from the floating-point exponent in Fx . If saturation mode is not set, a \(\pm\) Infinity input returns a floating-point + Infinity and a \(\pm\) Zero input returns a float-ing-point -Infinity. If saturation mode is set, a \(\pm\) Infinity input returns the maximum positive value ( \(0 \times 7\) FFF FFFF), and a \(\pm\) Zero input returns the maximum negative value ( \(0 \times 80000000\) ). Denormal inputs are flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the fixed-point result is zero, otherwise \\
cleared.
\end{tabular} \\
AU & Cleared. \\
AN & Set if the result is negative, otherwise cleared. \\
AV & \begin{tabular}{l} 
Set if the input operand is an Infinity or a Zero, \\
otherwise cleared.
\end{tabular} \\
AC & Cleared. \\
AS & Cleared. \\
AI & Set if the input is a NAN, otherwise cleared.
\end{tabular}

\section*{Compute Operation Reference}

\section*{Rn = FIX Fx \\ Rn = TRUNC Fx \\ Rn = FIX Fx BY Ry \\ Rn = TRUNC Fx BY Ry}

\section*{Function}

Converts the floating-point operand in Fx to a twos-complement 32-bit fixed-point integer result. If the MODE1 register TRUNC bit=1, the FIX operation truncates the mantissa towards -Infinity. If the TRUNC bit=0, the FIX operation rounds the mantissa towards the nearest integer. The TRUNC operation always truncates toward 0 . The TRUNC bit does not influence operation of the TRUNC instruction.

If a scaling factor ( Ry ) is specified, the fixed-point twos-complement integer in Ry is added to the exponent of the floating-point operand in Fx before the conversion. The result of the conversion is right-justified (32.0 format) in the fixed-point field in register Rn. The floating-point extension field in Rn is set to all 0 s . In saturation mode (the ALU saturation mode bit in MODE1 set) positive overflows and +Infinity return the maximum positive number ( \(0 \times 7\) FFF FFFF), and negative overflows and -Infinity return the minimum negative number ( \(0 \times 80000000\) ).

For the FIX operation, rounding is to nearest (IEEE) or by truncation, as defined by the rounding mode bit in MODE1. A NAN input returns a floating-point all \(1 s\) result. If saturation mode is not set, an Infinity input or a result that overflows returns a floating-point result of all 1 s . All positive underflows return zero ( 0 ). Negative underflows that are rounded-to-nearest return zero ( 0 ), and negative underflows that are rounded by truncation return -1 ( \(0 \times\) FF FFFF FF00).

\section*{Single-Function Operations}

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline AZ & Set if the fixed-point result is Zero, otherwise cleared. \\
\hline AU & Set if the pre-rounded result is a denormal, otherwise cleared. \\
\hline AN & Set if the fixed-point result is negative, otherwise cleared. \\
\hline AV & Set if the conversion causes the floating-point mantissa to be shifted left, i.e. if the floating-point exponent + scale bias is >157 (127 + 31-1) or if the input is \(\pm\) Infinity, otherwise cleared. \\
\hline AC & Cleared. \\
\hline AS & Cleared. \\
\hline AI & Set if the input operand is a NAN or, when saturation mode is not set, either input is an Infinity or the result overflows, otherwise cleared. \\
\hline
\end{tabular}

\section*{Compute Operation Reference}

\section*{Fn = FLOAT Rx BY Ry Fn = FLOAT Rx}

\section*{Function}

Converts the fixed-point operand in \(R x\) to a floating-point result. If a scaling factor (Ry) is specified, the fixed-point twos-complement integer in Ry is added to the exponent of the floating-point result. The final result is placed in register Fn .

Rounding is to nearest (IEEE) or by truncation, as defined by the rounding mode, to a 40-bit boundary, regardless of the values of the rounding boundary bits in MODE1. The exponent scale bias may cause a float-ing-point overflow or a floating-point underflow. Overflow generates a return of \(\pm\) Infinity (round-to-nearest) or \(\pm\) NORM.MAX (round-to-zero); underflow generates a return of \(\pm\) Zero.

Status Flags
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the result is a denormal (unbiased exponent <- \\
\(126)\)
\end{tabular} \\
AU or zero, otherwise cleared. \\
Set if the postrounded result is a denormal, other- \\
wise cleared.
\end{tabular}\(\quad\)\begin{tabular}{l} 
Set if the floating-point result is negative, other- \\
wise cleared.
\end{tabular}\(\quad\)\begin{tabular}{l} 
Set if the result overflows (unbiased exponent >127). \\
AC \\
Cleared. \\
AS
\end{tabular}

\section*{Single-Function Operations}

\section*{Fn = RECIPS Fx}

\section*{Function}

Creates an 8 -bit accurate seed for \(1 / \mathrm{Fx}\), the reciprocal of Fx . The mantissa of the seed is determined from a ROM table using the seven MSBs (excluding the hidden bit) of the Fx mantissa as an index. The unbiased exponent of the seed is calculated as the twos complement of the unbiased Fx exponent, decremented by one; i.e., if e is the unbiased exponent of Fx , then the unbiased exponent of \(F n=-e-1\). The sign of the seed is the sign of the input. \(\pm\) Zero returns \(\pm\) Infinity and sets the overflow flag. If the unbiased exponent of \(F x\) is greater than +125 , the result is \(\pm\) Zero. A NAN input returns an all 1 s result.

The following code performs floating-point division using an iterative convergence algorithm. The result is accurate to one LSB in whichever format mode, 32 -bit or 40 -bit, is set. The following inputs are required: \(\mathrm{F} 0=\) numerator, \(\mathrm{F} 12=\) denominator, \(\mathrm{F} 11=2.0\). The quotient is returned in F0.
(The two highlighted instructions can be removed if only a \(\pm 1\) LSB accurate, single-precision result is necessary.)
```

F0=RECIPS F12, F7=F0;
F12=F0*F12;
F7=F0*F7, F0=F11-F12;
F12=F0*F12;
F7=F0*F7, F0=F11-F12;
F12=F0*F12;
F7=F0*F7, F0=F11-F12;
F0=F0*F7;

```
```

    \{Get 8 bit seed \(R 0=1 / D\}\)
    ```
    \{Get 8 bit seed \(R 0=1 / D\}\)
    \(\left\{D^{\prime}=D * R 0\right\}\)
    \(\left\{D^{\prime}=D * R 0\right\}\)
    \(\left\{F 0=R 1=2-D^{\prime}, \quad F 7=N * R 0\right\}\)
    \(\left\{F 0=R 1=2-D^{\prime}, \quad F 7=N * R 0\right\}\)
    \(\left\{F 12=D^{\prime}-D^{\prime} * R 1\right\}\)
    \(\left\{F 12=D^{\prime}-D^{\prime} * R 1\right\}\)
    \{F7=N*R0*R1, F0=R2=2-D'\}
    \{F7=N*R0*R1, F0=R2=2-D'\}
    \{F12=D'=D'*R2\}
    \{F12=D'=D'*R2\}
    \(\left\{F 7=N * R 0 * R 1 * R 2, F 0=R 3=2-D^{\prime}\right\}\)
    \(\left\{F 7=N * R 0 * R 1 * R 2, F 0=R 3=2-D^{\prime}\right\}\)
\(\{F 7=N * R 0 * R 1 * R 2 * R 3\}\)
```

$\{F 7=N * R 0 * R 1 * R 2 * R 3\}$

```

Note that this code segment can be made into a subroutine by adding an RTS (DB) clause to the third-to-last instruction.

\footnotetext{
* Cavanagh, J. 1984. Digital Computer Arithmetic. McGraw-Hill. Page 284.
}

\section*{Compute Operation Reference}

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the floating-point result is \(\pm\) Zero (unbiased \\
cleared.
\end{tabular} \\
AU & Cleared. \\
AN & \begin{tabular}{l} 
Set if the input operand is negative, otherwise \\
cleared.
\end{tabular} \\
AV & Set if the input operand is \(\pm\) Zero, otherwise cleared. \\
AC & Cleared. \\
AS & Cleared. \\
AI & Set if the input operand is a NAN, otherwise cleared.
\end{tabular}

\section*{Single-Function Operations}

\section*{Fn = RSQRTS Fx}

\section*{Function}

Creates a 4 -bit accurate seed for \(1 / \sqrt{ } \mathrm{Fx}\), the reciprocal square root of Fx . The mantissa of the seed is determined from a ROM table, using the LSB of the biased exponent of Fx concatenated with the six MSBs (excluding the hidden bit of the mantissa) of Fx as an index. The unbiased exponent of the seed is calculated as the twos complement of the unbiased Fx exponent, shifted right by one bit and decremented by one; that is, if e is the unbiased exponent of Fx , then the unbiased exponent of \(\mathrm{Fn}=-\mathrm{INT}[\mathrm{e} / 2]\) -1 . The sign of the seed is the sign of the input. The input \(\pm\) Zero returns \(\pm\) Infinity and sets the overflow flag. The input + Infinity returns + Zero. A NAN input or a negative nonzero input returns a result of all 1 s .

The following code calculates a floating-point \(1 / \sqrt{x}\), reciprocal square root, using a Newton-Raphson iteration algorithm. \({ }^{*}\) The result is accurate to one LSB in whichever format mode, 32-bit or 40 -bit, is set. To calculate the square root, simply multiply the result by the original input. The following inputs are required: \(\mathrm{F} 0=\) input, \(\mathrm{F} 8=3.0, \mathrm{~F} 1=0.5\). The result is returned in \(F 4\).
(The four highlighted instructions can be removed if only a \(\pm 1\) LSB accurate, single-precision result is necessary.)
```

F4=RSQRTS F0; {Fetch 4-bit seed}
F12=F4*F4; {F12=X0^2}
F12=F12*F0; {F12=C*X0^2}
F4=F1*F4, F12=F8-F12; {F4=.5*X0, F12=3-C*X0^2}
F4=F4*F12; {F4=X1=.5*X0(3-C*X0^2)}
F12=F4*F4; {F12=X1^2}
F12=F12*F0; {F12=C*X1^2}
F4=F1*F4, F12=F8-F12; {F4=.5*X1, F12=3-C*X1^2}
F4=F4*F12; {F4=X2=.5*X1(3-C*X1^2)}
F12=F4*F4; {F12=X2^2}

```

\footnotetext{
Cavanagh, J. 1984. Digital Computer Arithmetic. McGraw-Hill. Page 278.
}
```

F12=F12*F0;
F4=F1*F4, F12=F8-F12;
F4=F4*F12;
{F12=C*X2^2}
{F4=.5*X2, F12=3-C*X2^2}
{F4=X3=.5*X2(3-C*X2^2)}

```

Note that this code segment can be made into a subroutine by adding an RTS(DB) clause to the third-to-last instruction.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the floating-point result is +Zero (FX \(=\) \\
+Infinity), otherwise cleared.
\end{tabular} \\
AU & Cleared. \\
AN & Set if the input operand is -Zero, otherwise cleared. \\
AV & Set if the input operand is \(\pm\) Zero, otherwise cleared. \\
AC & Cleared. \\
AS & Cleared. \\
AI & \begin{tabular}{l} 
Set if the input operand is negative and nonzero, or a \\
NAN, otherwise cleared.
\end{tabular}
\end{tabular}

\section*{Single-Function Operations}

\section*{Fn = Fx COPYSIGN Fy}

\section*{Function}

Copies the sign of the floating-point operand in register Fy to the float-ing-point operand from register Fx without changing the exponent or the mantissa. The result is placed in register Fn . A denormal input is flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the floating-point result is \(\pm\) Zero, otherwise \\
cleared.
\end{tabular} \\
AU Cleared. \\
AN & \begin{tabular}{l} 
Set if the floating-point result is negative, other- \\
wise cleared.
\end{tabular} \\
AV & Cleared. \\
AC & Cleared. \\
AS & \begin{tabular}{l} 
Cleared. \\
AI
\end{tabular}\(\quad\)\begin{tabular}{l} 
Set if either of the input operands is a \(N A N, ~ o t h e r-~\) \\
wise cleared.
\end{tabular}
\end{tabular}

\section*{\(\mathrm{Fn}=\mathrm{MIN}(\mathrm{Fx}, \mathrm{Fy})\)}

\section*{Function}

Returns the smaller of the floating-point operands in register Fx and Fy. A NAN input returns an all 1 s result. MIN of + Zero and -Zero returns - Zero. Denormal inputs are flushed to \(\pm\) Zero.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the floating-point result is \(\pm\) Zero, otherwise \\
cleared.
\end{tabular} \\
AU & Cleared. \\
AN & \begin{tabular}{l} 
Set if the floating-point result is negative, other- \\
wise cleared.
\end{tabular} \\
AV & Cleared. \\
AC & Cleared. \\
AS & \begin{tabular}{l} 
Cleared. \\
AI
\end{tabular}\(\quad\)\begin{tabular}{l} 
Set if either of the input operands is a NAN, other- \\
wise cleared.
\end{tabular}
\end{tabular}

\section*{Single-Function Operations}

\section*{Fn = MAX(Fx, Fy)}

\section*{Function}

Returns the larger of the floating-point operands in registers Fx and Fy. A NAN input returns an all 1 s result. MAX of + Zero and \(-Z e r o ~ r e t u r n s\) + Zero. Denormal inputs are flushed to \(\pm\) Zero.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the floating-point result is \(\pm\) Zero, otherwise \\
cleared.
\end{tabular} \\
AU & Cleared. \\
AN & \begin{tabular}{l} 
Set if the floating-point result is negative, other- \\
wise cleared.
\end{tabular} \\
AV Cleared. \\
AS & Cleared. \\
AI & \begin{tabular}{l} 
Cleared. \\
Set if either of the input operands is a NAN, other- \\
wise cleared.
\end{tabular}
\end{tabular}

\section*{Fn = CLIP Fx BY Fy}

\section*{Function}

Returns the floating-point operand in Fx if the absolute value of the operand in Fx is less than the absolute value of the floating-point operand in Fy. Otherwise, returns \(|F y|\) if \(F x\) is positive, and \(-|F y|\) if \(F x\) is negative. A NAN input returns an all 1 s result. Denormal inputs are flushed to \(\pm\) Zero.

Status Flags
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if the floating-point result is \(\pm\) Zlero, otherwise \\
cleared.
\end{tabular} \\
AU & Cleared. \\
AN & \begin{tabular}{l} 
Set if the floating-point result is negative, other- \\
wise cleared.
\end{tabular} \\
AC & \begin{tabular}{l} 
Cleared. \\
AS
\end{tabular} \\
\begin{tabular}{l} 
Cleared.
\end{tabular} \\
AI & \begin{tabular}{l} 
Set if either of the input operands is a NAN, other- \\
wise cleared.
\end{tabular}
\end{tabular}

\section*{Multiplier Operations}

\section*{Multiplier Operations}

The Multiplier operations are described in this section. Table B-3 summarizes the syntax and opcodes for the fixed-point and floating-point Multiplier operations. The rest of this section contains detailed descriptions of each operation.

Table B-3. Summary of multiplier operations
\begin{tabular}{|c|c|}
\hline Syntax \({ }^{1}\) & Opcode \\
\hline \(\mathrm{Rn}=\mathrm{Rx*} \mathrm{Ry} \quad \bmod 2^{2}\) & 01yx f00r \\
\hline MRF \(=R x * R y \quad \bmod 2\) & \(01 y \times\) f10r \\
\hline MRB \(=R x * R y \quad \bmod 2\) & 01yx f11r \\
\hline \(\mathrm{Rn}=\mathrm{MRF}+\mathrm{R} x *\) Ry mod2 & \(10 y x\) f00r \\
\hline \(\mathrm{Rn}=\mathrm{MRB}+\mathrm{R} x *\) Ry mod2 & \(10 y x\) f01r \\
\hline MRF \(=\) MRF \(+\mathrm{Rx} * \mathrm{Ry} \quad \bmod 2\) & \(10 y x\) f10r \\
\hline \(M R B=M R B+R x * R y ~ m o d 2 ~\) & 10yx f11r \\
\hline \(\mathrm{Rn}=\mathrm{MRF}-\mathrm{Rx} *\) Ry mod2 & 11yx f00r \\
\hline Rn \(=\) MRB \(-R x *\) Ry mod2 & 11yx f01r \\
\hline MRF \(=\) MRF \(-\mathrm{Rx} *\) Ry mod 2 & 11yx f10r \\
\hline \(M R B=M R B-R x * R y \quad \bmod 2\) & 11yx f11r \\
\hline \(\mathrm{Rn}=\) SAT MRF \(\operatorname{mod1}{ }^{3}\) & 0000 f00x \\
\hline \(\mathrm{Rn}=\) SAT MRB modi & 0000 f01x \\
\hline MRF \(=\) SAT MRF modi & 0000 f10x \\
\hline
\end{tabular}

Table B-3. Summary of multiplier operations (Cont'd)
\begin{tabular}{|l|l|}
\hline Syntax & Opcode \\
\hline \hline MRB \(=\) SAT MRB mod1 & 0000 f11x \\
\hline Rn = RND MRF mod1 & 0001 100x \\
\hline Rn \(=\) RND MRB mod1 & 0001 101x \\
\hline MRF \(=\) RND MRF mod1 & 0001 110x \\
\hline MRB \(=\) RND MRB mod1 & 0001 111x \\
\hline MRF \(=0\) & 0001 0100 \\
\hline MRB \(=0\) & 00010110 \\
\hline MR \(=\) Rn & \\
\hline Rn \(=\) MR & 00110000 \\
\hline Fn \(=\) Fx*Fy & \\
\hline
\end{tabular}
\(1 \mathrm{y}=\mathrm{y}\)-input \((1=\) signed, \(0=\) unsigned \()\)
\(\mathrm{x}=\mathrm{x}\)-input \((1=\) signed, \(0=\) unsigned \()\)
\(\mathrm{f}=\) format \((1=\) fractional, \(0=\) integer \()\)
\(r=\) rounding \((1=y e s, 0=n o)\)
\(\mathrm{R}=\) fixed-point
\(\mathrm{F}=\) floating-point
2 For mod2 codes, see Table B-4.
3 For mod1 codes, see Table B-5.

As shown in Table B-3, many Multiplier operations can include an optional modifier, mod1 or mod2.

Table B-4 on page B-52 lists the options and corresponding opcode values for mod2. The options, enclosed in parentheses, consists of three or four letters that indicate whether the \(x\)-input is signed ( \(S\) ) or unsigned ( \(U\) ), whether the \(y\)-input is signed or unsigned, whether the inputs are in

\section*{Multiplier Operations}
integer (I) or fractional (F) format, and whether the result is rounded-to-nearest ( \(R\) ) when written to the Register File.

Table B-4. Multiplier Mod2 Options
\begin{tabular}{|c|c|}
\hline Mod2 & Opcode \\
\hline (SSI) & - _11 0_ _0 \\
\hline (SUI) & - _01 0_ _0 \\
\hline ( US I ) & _ _10 0_ _0 \\
\hline ( UUI) & _ _00 0_ _0 \\
\hline (SSF) & _ _11 1_ _0 \\
\hline (SUF) & _ _01 1_ _0 \\
\hline ( USF) & _ _10 1_ _0 \\
\hline ( UUF) & - _00 1_ _0 \\
\hline (SSFR) & - _11 1_ _1 \\
\hline (SUFR) & - _01 1_ _1 \\
\hline (USFR) & - _10 1_ _1 \\
\hline ( UUFR) & - _00 1_ _1 \\
\hline
\end{tabular}

Table B-5 on page B-53 lists the options and corresponding opcode values for mod1. The options, enclosed in parentheses, consist of two letters that indicate whether the input is signed (S) or unsigned (U) and whether the input is in integer (I) or fractional (F) format.

Table B-5. Multiplier Mod1 Options
\begin{tabular}{|c|c|}
\hline Option & Opcode \\
\hline (SI) (for SAT only) & _ _ _ _ 0 _ _ 1 \\
\hline (UI) (for SAT only) & _ _ _ _ 0 _ _ 0 \\
\hline (SF) & - _ _ - 1 _ 1 \\
\hline (UF) & - _ - 1 _ _ 0 \\
\hline
\end{tabular}

\section*{\(\mathbf{R n}=\mathbf{R x}\) * \(\mathbf{R y} \bmod 2\) \\ MRF = Rx * Ry mod2 \\ MRB = Rx * \(\mathbf{R y} \bmod 2\)}

\section*{Function}

Multiplies the fixed-point fields in registers Rx and Ry. If rounding is specified (fractional data only), the result is rounded. The result is placed either in the fixed-point field in register Rn or one of the MR accumulation registers. If Rn is specified, only the portion of the result that has the same format as the inputs is transferred (bits 31:0 for integers, bits 63:32 for fractional). The floating-point extension field in \(R n\) is set to all 0 s. If MRF or MRB is specified, the entire 80-bit result is placed in MRF or MRB.

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline MN & Set if the result is negative, otherwise cleared. \\
\hline MV & Set if the upper bits are not all zeros (signed or unsigned result) or ones (signed result). Number of upper bits depends on format. For a signed result, fractional=33, integer=49. For an unsigned result, fractional=32, integer=48. \\
\hline MU & Set if the upper 48 bits of a fractional result are all zeros (signed or unsigned result) or ones (signed result) and the lower 32 bits are not all zeros. Integer results do not underflow. \\
\hline MI & Cleared. \\
\hline
\end{tabular}

\title{
\(\mathbf{R n}=\mathbf{M R F}+\mathbf{R x}{ }^{*} \mathbf{R y} \bmod 2\) \\ \(\mathbf{R n}=\mathbf{M R B}+\mathbf{R x} * \mathbf{R y} \bmod 2\) \\ MRF = MRF + Rx * \(\mathrm{Ry} \bmod 2\) \\ \(M R B=M R B+R x * R y \bmod 2\)
}

\section*{Function}

Multiplies the fixed-point fields in registers \(R x\) and \(R y\), and adds the product to the specified MR register value. If rounding is specified (fractional data only), the result is rounded. The result is placed either in the fixed-point field in register \(R n\) or one of the MR accumulation registers, which must be the same MR register that provided the input. If Rn is specified, only the portion of the result that has the same format as the inputs is transferred (bits 31:0 for integers, bits 63:32 for fractional). The float-ing-point extension field in Rn is set to all 0 s. If MRF or MRB is specified, the entire 80-bit result is placed in MRF or MRB.

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline MN & Set if the result is negative, otherwise cleared. \\
\hline MV & Set if the upper bits are not all zeros (signed or unsigned result) or ones (signed result). Number of upper bits depends on format. For a signed result, fractional=33, integer=49. For an unsigned result, fractional=32, integer=48. \\
\hline MU & Set if the upper 48 bits of a fractional result are all zeros (signed or unsigned result) or ones (signed result) and the lower 32 bits are not all zeros. Integer results do not underflow. \\
\hline MI & Cleared. \\
\hline
\end{tabular}

\title{
\(\mathbf{R n}=\mathbf{M R F}-\mathbf{R x}^{*} \mathbf{R y} \bmod 2\) \\ \(\mathbf{R n}=\mathbf{M R B}-\mathbf{R x} * \mathbf{R y}_{\bmod 2}\) \\ MRF = MRF - Rx * Ry mod2 \\ \(M R B=M R B-R x * R y \bmod 2\)
}

\section*{Function}

Multiplies the fixed-point fields in registers Rx and Ry, and subtracts the product from the specified MR register value. If rounding is specified (fractional data only), the result is rounded. The result is placed either in the fixed-point field in register Rn or in one of the MR accumulation registers, which must be the same MR register that provided the input. If \(R n\) is specified, only the portion of the result that has the same format as the inputs is transferred (bits 31:0 for integers, bits 63:32 for fractional). The float-ing-point extension field in Rn is set to all 0 s. If MRF or MRB is specified, the entire 80-bit result is placed in MRF or MRB.

\section*{Status Flags}
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline MN & Set if the result is negative, otherwise cleared. \\
\hline MV & Set if the upper bits are not all zeros (signed or unsigned result) or ones (signed result). Number of upper bits depends on format. For a signed result, fractional=33, integer=49. For an unsigned result, fractional=32, integer=48. \\
\hline MU & Set if the upper 48 bits of a fractional result are all zeros (signed or unsigned result) or ones (signed result) and the lower 32 bits are not all zeros. Integer results do not underflow. \\
\hline MI & Cleared. \\
\hline
\end{tabular}

\section*{Rn = SAT MRF modl \\ Rn = SAT MRB modl \\ MRF = SAT MRF mod 1 \\ MRB = SAT MRB mod 1}

\section*{Function}

If the value of the specified \(M R\) register is greater than the maximum value for the specified data format, the Multiplier sets the result to the maximum value. Otherwise, the MR value is unaffected. The result is placed either in the fixed-point field in register Rn or one of the MR accumulation registers, which must be the same MR register that provided the input. If Rn is specified, only the portion of the result that has the same format as the inputs is transferred (bits 31:0 for integers, bits 63:32 for fractional). The floating-point extension field in Rn is set to all 0s. If MRF or MRB is specified, the entire 80 -bit result is placed in MRF or MRB.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline MN & Set if the result is negative, otherwise cleared. \\
MV & Cleared. \\
MU & \begin{tabular}{l} 
Set if the upper 48 bits of a fractional result are \\
all zeros (signed or unsigned result) or ones (signed \\
result) and the lower 32 bits are not all zeros. Inte- \\
ger results do not underflow.
\end{tabular} \\
& Cleared.
\end{tabular}
```

Rn = RND MRF modl
Rn = RND MRB modl
MRF = RND MRF modl
MRB = RND MRB modl

```

\section*{Function}

Rounds the specified MR value to nearest at bit 32 (the MR1-MRO boundary). The result is placed either in the fixed-point field in register Rn or one of the \(M R\) accumulation registers, which must be the same \(M R\) register that provided the input. If Rn is specified, only the portion of the result that has the same format as the inputs is transferred (bits 31:0 for integers, bits 63:32 for fractional). The floating-point extension field in Rn is set to all 0 s. If MRF or MRB is specified, the entire 80 -bit result is placed in MRF or MRB.

\section*{Status Flags}


\section*{MRF \(=0\) \\ \(M R B=0\)}

\section*{Function}

Sets the value of the specified MR register to zero (0). All 80 bits (MR2, MR1, MRO) are cleared.

Status Flags
\begin{tabular}{ll} 
Flag & Description \\
\hline MN & Cleared. \\
MV & Cleared. \\
MU & Cleared. \\
MI & Cleared.
\end{tabular}

\section*{Multiplier Operations}

\section*{\(M R=R n / R n=M R\)}

\section*{Function}

A transfer to an MR register places the fixed-point field of register Rn in the specified MR register. The floating-point extension field in Rn is ignored. A transfer from an MR register places the specified MR register in the fixed-point field in register Rn. The floating-point extension field in Rn is set to all 0s.

\section*{Syntax Variations}
\begin{tabular}{rlrl}
\(M R 0 F\) & \(=R n\) & \(R n\) & \(=M R 0 F\) \\
\(M R 1 F\) & \(=R n\) & \(R n=M R 1 F\) \\
\(M R 2 F\) & \(=R n\) & \(R n=M R 2 F\) \\
\(M R 0 B\) & \(=R n\) & \(R n=M R 0 B\) \\
MR1B & \(=R n\) & \(R n=M R 1 B\) \\
MR2B & \(=R n\) & \(R n=M R 2 B\)
\end{tabular}

\section*{Compute Field}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 1 & \multicolumn{5}{|c|}{00000} & T & \multicolumn{4}{|c|}{AI} & \multicolumn{4}{|c|}{RK} & & & & & & & & \\
\hline
\end{tabular}

The MR register is specified by Ai and the data register by Rk. The direction of the transfer is determined by \(\top\) ( \(0=\) to Register File, \(1=\) to MR register).
\begin{tabular}{|l|l|}
\hline Ai & MR Register \\
\hline \hline 0000 & MR0F \\
\hline 0001 & MR1F \\
\hline 0010 & MR2F \\
\hline 0100 & MR0B \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline Ai & MR Register \\
\hline \hline 0101 & MR1B \\
\hline 0110 & MR2B \\
\hline
\end{tabular}

Status Flags
\begin{tabular}{ll} 
Flag & Descripti \\
\hline MN & Cleared. \\
MV & Cleared. \\
MU & Cleared. \\
MI & Cleared.
\end{tabular}

\section*{Multiplier Operations}

\section*{Fn = Fx * \(\mathbf{F y}\)}

\section*{Function}

Multiplies the floating-point operands in registers Fx and FY. The result is placed in the register Fn .

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline MN & Set if the result is negative, otherwise cleared. \\
MV & \begin{tabular}{l} 
Set if the unbiased exponent of the result is greater \\
than 127, otherwise cleared.
\end{tabular} \\
\(M U\) & \begin{tabular}{l} 
Set if the unbiased exponent of the result is less \\
than \(-126, ~ o t h e r w i s e ~ c l e a r e d . ~\)
\end{tabular} \\
MI & \begin{tabular}{l} 
Set if either input is a NAN or if the inputs are \\
\\
\(\pm\) Infinity and \(\pm\) Zero, otherwise cleared.
\end{tabular}
\end{tabular}

Reminder: The individual registers file are prefixed with an " \(F\) " when used in floating-point computations. The registers are prefixed with an " \(R\) " when used in fixed-point computations. The following instructions, for example, use the same registers:
```

F0=F1 * F2; floating-point multiply
R0=R1 * R2; fixed-point multiply

```

The \(F\) and \(R\) prefixes do not affect the 32-bit (or 40-bit) data transfer; they determine only how the ALU, Multiplier, or Shifter treat the data. The F and \(R\) can be either uppercase or lowercase since the assembler is case-insensitive.

\section*{Compute Operation Reference}

\section*{Shifter Operations}

Shifter operations are described in this section. Table B-6 summarizes the syntax and opcodes for the Shifter operations. The succeeding pages provide detailed descriptions of each operation.

The Shifter operates on the Register File's 32-bit fixed-point fields (bits 39:8). Two-input Shifter operations can take their \(y\)-input from the Register File or from immediate data provided in the instruction. Either form uses the same opcode. However, the latter case, called an immediate shift or Shifter immediate operation, is allowed only with instruction type 6, which has an immediate data field in its opcode for this purpose. All other instruction types must obtain the \(y\)-input from the Register File when the compute operation is a two-input Shifter operation.

Table B-6. Summary of Shifter operations
\begin{tabular}{|c|c|}
\hline Syntax & Opcode \\
\hline Rn = LSHIFT Rx BY Ry|<data 8 > & 00000000 \\
\hline Rn = Rn OR LSHIFT Rx BY Ry|<data8> & 00100000 \\
\hline Rn = ASHIFT Rx BY Ry|<data 8 > & 00000100 \\
\hline Rn = Rn OR ASHIFT Rx By Ry|<data 8 > & 00100100 \\
\hline \(\mathrm{Rn}=\mathrm{ROT} \mathrm{Rx}\) BY Ry|<data8> & 00001000 \\
\hline Rn \(=\) BCLR Rx BY Ry|<data 8\(\rangle\) & 11000100 \\
\hline Rn = BSET Rx BY Ry| \(\langle\) data 8\(\rangle\) & 11000000 \\
\hline Rn \(=\) BTGL Rx BY Ry|<data \(8>\) & 11001000 \\
\hline
\end{tabular}
```

(SE) = Sign extension of deposited or extracted field.
(EX) = Extended exponent extract.

```

Table B-6. Summary of Shifter operations (Cont'd)
\begin{tabular}{|c|c|}
\hline Syntax & Opcode \\
\hline BTST Rx BY Ry|<data8> & 11001100 \\
\hline Rn = FDEP Rx BY Ry|<bit6>: \(\langle 1\) en6> & 01000100 \\
\hline Rn \(=\) Rn OR FDEP Rx BY Ry|<bit6>: \(\langle 1\) en6> & 01100100 \\
\hline Rn = FDEP Rx BY Ry|<bit6>: <1en6> (SE) & 01001100 \\
\hline \(\mathrm{Rn}=\mathrm{Rn}\) OR FDEP Rx BY Ry|<bit6>: \(\langle 1 \mathrm{l}\) ( 6\(\rangle(\mathrm{SE}\) ) & 01101100 \\
\hline Rn = FEXT RX BY Ry|<bit6>: <1en6> & 01000000 \\
\hline Rn = FEXT Rx BY Ry|<bit6>: <1en6> (SE) & 01001000 \\
\hline \(\mathrm{Rn}=\mathrm{EXP} \mathrm{Rx}\) & 10000000 \\
\hline \(\mathrm{Rn}=\mathrm{EXP} \mathrm{Rx}\) (EX) & 10000100 \\
\hline \(\mathrm{Rn}=\mathrm{LEFTZ} \mathrm{Rx}\) & 10001000 \\
\hline Rn \(=\) LEFTO Rx & 10001100 \\
\hline \(\mathrm{Rn}=\mathrm{FPACK} \mathrm{FX}\) & 10010000 \\
\hline \(\mathrm{Fn}=\) FUNPACK Rx & 10010100 \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
\((S E)=\) Sign extension of deposited or extracted field. \\
\((E X)=\) Extended exponent extract.
\end{tabular}} \\
\hline
\end{tabular}

\section*{Rn = LSHIFT Rx BY Ry Rn = LSHIFT Rx BY <data8>}

\section*{Function}

Logically shifts the fixed-point operand in register \(R \times\) by the 32-bit value in register Ry or by the 8 -bit immediate value in the instruction. The shifted result is placed in the fixed-point field of register Rn. The float-ing-point extension field of Rn is set to all 0 s. The shift values are twos-complement numbers. Positive values select a left shift, negative values select a right shift. The 8 -bit immediate data can take values between -128 and 127 inclusive, which accommodates a shift of a 32-bit field from off-scale right to off-scale left.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the shifted result is zero, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if the input is shifted to the left by more than \\
\\
\\
O, otherwise cleared.
\end{tabular} \\
SS & Cleared.
\end{tabular}

\section*{Rn = Rn OR LSHIFT Rx BY Ry \\ Rn = Rn OR LSHIFT Rx BY <data8>}

\section*{Function}

Logically shifts the fixed-point operand in register \(R \times\) by the 32-bit value in register Ry or by the 8 -bit immediate value in the instruction. The shifted result is logically ORed with the fixed-point field of register Rn and then written back to register Rn. The floating-point extension field of Rn is set to all 0s. The shift values are twos-complement numbers. Positive values select a left shift, negative values select a right shift. The 8-bit immediate data can take values between -128 and 127 inclusive, which accommodates a 32 -bit field from off-scale right to off-scale left.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the shifted result is zero, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if the input is shifted left by more than 0, oth- \\
\\
erwise cleared.
\end{tabular} \\
SS & Cleared.
\end{tabular}

\section*{Compute Operation Reference}

\section*{Rn = ASHIFT Rx BY Ry \\ Rn = ASHIFT Rx BY <data8>}

\section*{Function}

Arithmetically shifts the fixed-point operand in register \(R \times\) by the 32-bit value in register Ry or by the 8 -bit immediate value in the instruction. The shifted result is placed in the fixed-point field of register Rn. The float-ing-point extension field of \(R n\) is set to all 0 s. The shift values are twos-complement numbers. Positive values select a left shift, negative values select a right shift. The 8 -bit immediate data can take values between -128 and 127 inclusive, which accommodates a 32-bit field from off-scale right to off-scale left.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the shifted result is zero, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if the input is shifted left by more than 0, oth- \\
\\
erwise cleared.
\end{tabular} \\
SS & Cleared.
\end{tabular}

\section*{Rn = Rn OR ASHIFT Rx BY Ry \\ Rn = Rn OR ASHIFT Rx BY <data8>}

\section*{Function}

Arithmetically shifts the fixed-point operand in register Rx by the 32-bit value in register Ry or by the 8 -bit immediate value in the instruction. The shifted result is logically ORed with the fixed-point field of register Rn and then written back to register Rn. The floating-point extension field of Rn is set to all 0s. The shift values are twos-complement numbers. Positive values select a left shift, negative values select a right shift. The 8-bit immediate data can take values between -128 and 127 inclusive, which accommodates a 32 -bit field from off-scale right to off-scale left.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the shifted result is zero, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if the input is shifted left by more than 0, oth- \\
\\
erwise cleared.
\end{tabular} \\
SS & Cleared.
\end{tabular}

\section*{Rn = ROT Rx BY Ry \\ Rn = ROT Rx BY <data8>}

\section*{Function}

Rotates the fixed-point operand in register \(R x\) by the 32-bit value in register Ry or by the 8 -bit immediate value in the instruction. The rotated result is placed in the fixed-point field of register Rn. The floating-point extension field of Rn is set to all 0 s . The shift values are twos-complement numbers. Positive values select a rotate left; negative values select a rotate right. The 8 -bit immediate data can take values between -128 and 127 inclusive, which accommodates a 32-bit field from full right wrap around to full left wrap around.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the rotated result is zero, otherwise cleared. \\
SV & Cleared. \\
SS & Cleared.
\end{tabular}

\section*{Rn = BCLR Rx BY Ry \\ Rn = BCLR Rx \(B Y\) <data8>}

\section*{Function}

Clears a bit in the fixed-point operand in register \(R \times\). The result is placed in the fixed-point field of register Rn. The floating-point extension field of Rn is set to all 0 s. The position of the bit is the 32-bit value in register Ry or the 8 -bit immediate value in the instruction. The 8 -bit immediate data can take values between 31 and 0 inclusive, allowing for any bit within a 32-bit field to be cleared. If the bit position value is greater than 31 or less than 0 , no bits are cleared.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the output operand is 0, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if the bit position is greater than 31, otherwise \\
\\
cleared.
\end{tabular} \\
SS & Cleared.
\end{tabular}

Note: This compute operation affects a bit in a Register File location. There is also a bit manipulation instruction that affects one or more bits in a system register. This BIT CLR instruction should not be confused with the BCLR Shifter operation. See Appendix E, Control and Status Registers for more information on BIT CLR.

\title{
Rn = BSET Rx BY Ry \\ Rn = BSET Rx BY <data8>
}

\section*{Function}

Sets a bit in the fixed-point operand in register Rx. The result is placed in the fixed-point field of register Rn. The floating-point extension field of Rn is set to all 0s. The position of the bit is the 32 -bit value in register Ry or the 8 -bit immediate value in the instruction. The 8 -bit immediate data can take values between 31 and 0 inclusive, allowing for any bit within a 32 -bit field to be set. If the bit position value is greater than 31 or less than 0 , no bits are set.

Status Flags
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the output operand is 0, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if the bit position is greater than 31, otherwise \\
\\
cleared.
\end{tabular} \\
SS & Cleared.
\end{tabular}

Note: This compute operation affects a bit in a Register File location. There is also a bit manipulation instruction that affects one or more bits in a system register. This BIT SET instruction should not be confused with the BSET Shifter operation. See Appendix E, Control and Status Registers for more information on BIT SET.

\section*{Rn = BTGL Rx BY Ry \\ Rn = BTGL Rx BY <data8>}

\section*{Function}

Toggles a bit in the fixed-point operand in register Rx. The result is placed in the fixed-point field of register Rn. The floating-point extension field of Rn is set to all 0 s. The position of the bit is the 32-bit value in register Ry or the 8 -bit immediate value in the instruction. The 8 -bit immediate data can take values between 31 and 0 inclusive, allowing for any bit within a 32-bit field to be toggled. If the bit position value is greater than 31 or less than 0 , no bits are toggled.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the output operand is 0, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if the bit position is greater than 31, otherwise \\
\\
cleared.
\end{tabular} \\
SS & Cleared.
\end{tabular}

Note: This compute operation affects a bit in a Register File location. There is also a bit manipulation instruction that affects one or more bits in a system register. This BIT TGL instruction should not be confused with the BTGL Shifter operation. See Appendix E, Control and Status Registers for more information on BIT TGL.

\section*{Compute Operation Reference}

\section*{BTST Rx BY Ry BTST Rx BY <data8>}

\section*{Function}

Tests a bit in the fixed-point operand in register \(R x\). The \(s z\) flag is set if the bit is a 0 and cleared if the bit is a 1 . The position of the bit is the 32 -bit value in register Ry or the 8 -bit immediate value in the instruction. The 8 -bit immediate data can take values between 31 and 0 inclusive, allowing for any bit within a 32 -bit field to be tested. If the bit position value is greater than 31 or less than 0 , no bits are tested.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & \begin{tabular}{l} 
Cleared if the tested bit is a 1, is set if the tested \\
bit is a o or if the bit position is greater than 31.
\end{tabular} \\
SV & \begin{tabular}{l} 
Set if the bit position is greater than 31, otherwise \\
cleared.
\end{tabular} \\
SS & Cleared.
\end{tabular}

This compute operation tests a bit in a Register File location. There is also a bit manipulation instruction that tests one or more bits in a system register. This BIT TST instruction should not be confused with the BTST Shifter operation. See Appendix E, Control and Status Registers for more information on BIT TST.

\title{
Rn = FDEP Rx BY Ry \\ Rn = FDEP Rx BY <bit6>:<len6>
}

\section*{Function}

Deposits a field from register \(R x\) to register \(R n\).
The input field is right-aligned within the fixed-point field of \(R x\) (see Figure B-1). Its length is determined by the 1 en6 field in register Ry or by the immediate 1 en6 field in the instruction.

The field is deposited in the fixed-point field of Rn , starting from a bit position determined by the bit6 field in register Ry or by the immediate bit6 field in the instruction.

Bits to the left and to the right of the deposited field are set to 0 . The floating-pt. extension field of Rn (bits 7:0 of the 40-bit word) is set to all 0s.

Bit6 and len 6 can take values between 0 and 63 inclusive, allowing for deposit of fields ranging in length from 0 to 32 bits, and to bit positions ranging from 0 to off-scale left.


Figure B-1. Field alignment

\section*{Example}

If 7 en \(6=14\) and bit \(6=13\), then the 14 bits of \(R x\) are deposited in Rn bits 34-21 (of the 40-bit word).


\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the output operand is 0, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if any bits are deposited to the left of the \\
\(32-b i t ~ f i x e d-p o i n t ~ o u t p u t ~ f i e l d ~(i . e ., ~ i f ~ l e n 6 ~\)
\end{tabular} bit6 \\
& \(>32)\), otherwise cleared. \\
SS & Cleared
\end{tabular}

\section*{Rn = Rn OR FDEP Rx BY Ry \\ Rn = Rn OR FDEP Rx BY <bit6>:<len6>}

\section*{Function}

Deposits a field from register \(R x\) to register Rn.
The field value is logically ORed bitwise with the specified field of register \(R n\) and the new value is written back to register Rn.

The input field is right-aligned within the fixed-point field of \(R \times\). Its length is determined by the 7 en6 field in register Ry or by the immediate len6 field in the instruction.

The field is deposited in the fixed-point field of Rn , starting from a bit position determined by the bit6 field in register Ry or by the immediate bit6 field in the instruction.

Bit6 and 7 en 6 can take values between 0 and 63 inclusive, allowing for deposit of fields ranging in length from 0 to 32 bits, and to bit positions ranging from 0 to off-scale left.

\section*{Example}


\section*{Compute Operation Reference}

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the output operand is 0, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if any bits are deposited to the left of the \\
\(32-b i t ~ f i x e d-p o i n t ~ o u t p u t ~ f i e l d ~(i . e ., ~ i f ~ l e n 6 ~\)
\end{tabular} bit6 \\
& \(>32)\), otherwise cleared. \\
SS & Cleared.
\end{tabular}

\section*{Rn = FDEP Rx BY Ry (SE) \\ Rn = FDEP Rx BY <bit6>:<len6> (SE)}

\section*{Function}

Deposits and sign-extends a field from register \(R x\) to register \(R n\).
The input field is right-aligned within the fixed-point field of \(R x\) (see Figure B-2). Its length is determined by the 1 en6 field in register Ry or by the immediate 7 en6 field in the instruction.

The field is deposited in the fixed-point field of Rn , starting from a bit position determined by the bit6 field in register Ry or by the immediate bit6 field in the instruction. The MSBs of Rn are sign-extended by the MSB of the deposited field, unless the MSB of the deposited field is off-scale left. Bits to the right of the deposited field are set to 0 .

len6 \(=\) number of bits to take from Rx, starting from LSB of 32-bit field


Figure B-2. Field alignment
The floating-point extension field of Rn (bits 7:0 of the 40 -bit word) is set to all 0 s. Bit6 and 1 en 6 can take values between 0 and 63 inclusive, allowing for deposit of fields ranging in length from 0 to 32 bits into bit positions ranging from 0 to off-scale left.

\section*{Compute Operation Reference}

\section*{Example}


Status Flags
Flag Description

SZ Set if the output operand is 0 , otherwise cleared.
SV Set if any bits are deposited to the left of the 32-bit fixed-point output field (i.e., if len6 + bit6 > 32), otherwise cleared.

SS Cleared.

\section*{Rn = Rn OR FDEP Rx BY Ry (SE) \\ Rn = Rn OR FDEP Rx BY <bit6>:<len6> (SE)}

\section*{Function}

Deposits and sign-extends a field from register \(R x\) to register \(R n\).
The sign-extended field value is logically ORed bitwise with the value of register Rn and the new value is written back to register Rn . The input field is right-aligned within the fixed-point field of Rx. Its length is determined by the 1 en6 field in register Ry or by the immediate len6 field in the instruction.

The field is deposited in the fixed-point field of Rn , starting from a bit position determined by the bit6 field in register Ry or by the immediate bit6 field in the instruction. Bit6 and len 6 can take values between 0 and 63 inclusive, allowing for deposit of fields ranging in length from 0 to 32 bits into bit positions ranging from 0 to off-scale left.

\section*{Example}



\section*{Compute Operation Reference}

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the output operand is 0, otherwise cleared \\
SV & \begin{tabular}{l} 
Set if any bits are deposited to the left of the \\
\(32-b i t ~ f i x e d-p o i n t ~ o u t p u t ~ f i e l d ~(i . e ., ~ i f ~ l e n 6 ~\)
\end{tabular} bit6 \\
& \(>32\) ), otherwise cleared. \\
SS & Cleared.
\end{tabular}
```

Rn = FEXT Rx BY Ry
Rn = FEXT Rx BY <bit6>:<len6>

```

\section*{Function}

Extracts a field from register \(R x\) to register \(R n\).
The output field is placed right-aligned in the fixed-point field of Rn (see Figure B-3). Its length is determined by the 1 en6 field in register Ry or by the immediate 1 en6 field in the instruction.

The field is extracted from the fixed-point field of \(R x\) starting from a bit position determined by the bit6 field in register Ry or by the immediate bit6 field in the instruction.

Bits to the left of the extracted field are set to 0 in register Rn. The float-ing-point extension field of Rn (bits 7:0 of the 40 -bit word) is set to all 0 s . Bit6 and len 6 can take values between 0 and 63 inclusive, allowing for extraction of fields ranging in length from 0 to 32 bits, and from bit positions ranging from 0 to off-scale left.



extracted bits placed in Rn, starting at LSB of 32-bit field
Figure B-3. Field alignment

\section*{Compute Operation Reference}

\section*{Example}


\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the output operand is 0, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if any bits are extracted from the left of the \\
\\
\(32-b i t ~ f i x e d-p o i n t, ~ i n p u t ~ f i e l d ~(i . e ., ~ i f ~ l e n 6 ~\)
\end{tabular} bit6 \\
& \(>32)\), otherwise cleared. \\
SS & Cleared.
\end{tabular}

\section*{Rn = FEXT Rx BY Ry (SE) \\ Rn = FEXT Rx BY <bit6>:<len6> (SE)}

\section*{Function}

Extracts and sign-extends a field from register Rx to register Rn.
The output field is placed right-aligned in the fixed-point field of Rn. Its length is determined by the 1 en6 field in register Ry or by the immediate 1 en6 field in the instruction.

The field is extracted from the fixed-point field of \(R x\) starting from a bit position determined by the bit6 field in register Ry or by the immediate bit6 field in the instruction.

The MSBS of Rn are sign-extended by the MSB of the extracted field, unless the MSB is extracted from off-scale left.

The floating-point extension field of Rn (bits 7:0 of the 40 -bit word) is set to all 0 s.

Bit6 and 7 en 6 can take values between 0 and 63 inclusive, allowing for extraction of fields ranging in length from 0 to 32 bits and from bit positions ranging from 0 to off-scale left.

\section*{Example}


\section*{Compute Operation Reference}

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the output operand is 0, otherwise cleared. \\
SV & \begin{tabular}{l} 
Set if any bits are extracted from the left of the \\
\(32-b i t ~ f i x e d-p o i n t ~ i n p u t ~ f i e l d ~(i . e ., ~ i f ~ l e n 6 ~+~ b i t 6 ~\)
\end{tabular} \\
& 32), otherwise cleared. \\
SS & Cleared.
\end{tabular}

\section*{Shifter Operations}

\section*{Rn = EXP Rx}

\section*{Function}

Extracts the exponent of the fixed-point operand in Rx. The exponent is placed in the shf8 field in register Rn. The exponent is calculated as the twos complement of:
\[
\text { \# leading sign bits in } R x-1
\]

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & \begin{tabular}{l} 
Set if the extracted exponent is 0, otherwise \\
cleared.
\end{tabular} \\
SV & Cleared. \\
SS & \begin{tabular}{l} 
Set if the fixed-point operand in \(R x\) is negative (bit \\
31 is a 1\(),\) otherwise cleared.
\end{tabular}
\end{tabular}

\section*{Compute Operation Reference}

\section*{Rn = EXP Rx (EX)}

\section*{Function}

Extracts the exponent of the fixed-point operand in \(R x\), assuming that the operand is the result of an ALU operation. The exponent is placed in the shf8 field in register Rn. If the AV status bit is set, a value of +1 is placed in the shf8 field to indicate an extra bit (the ALU overflow bit). If the AV status bit is not set, the exponent is calculated as the twos complement of:
\# leading sign bits in \(R x-1\)

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & \begin{tabular}{l} 
Set if the extracted exponent is 0, otherwise \\
cleared.
\end{tabular} \\
SV & Cleared. \\
SS & \begin{tabular}{l} 
Set if the exclusive OR of the AV status bit and the \\
sign bit (bit 31\()\) of the fixed-point operand in Rx is \\
equal to \(1, ~ o t h e r w i s e ~ c l e a r e d . ~\)
\end{tabular}
\end{tabular}

\section*{Shifter Operations}

\section*{Rn = LEFTZ Rx}

\section*{Function}

Extracts the number of leading 0 s from the fixed-point operand in \(R x\). The extracted number is placed in the bit6 field in \(R n\).

Status Flags
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the MSB of Rx is 1, otherwise cleared. \\
SV & Set if the result is 32, otherwise cleared. \\
SS & Cleared.
\end{tabular}

\section*{Compute Operation Reference}

\section*{Rn = LEFTO Rx}

\section*{Function}

Extracts the number of leading 1 s from the fixed-point operand in Rx . The extracted number is placed in the bit6 field in Rn.

Status Flags
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Set if the MSB of Rx is 0, otherwise cleared. \\
SV & Set if the result is 32, otherwise cleared. \\
SS & Cleared.
\end{tabular}

\section*{Shifter Operations}

\section*{Rn = FPACK Fx}

\section*{Function}

Converts the IEEE 32-bit floating-point value in Fx to a 16-bit float-ing-point value stored in Rn. The short float data format has an 11-bit mantissa with a four-bit exponent and a sign bit. The 16 -bit float-ing-point numbers reside in the lower 16 bits of the 32-bit floating-point field.

Table B-7 shows the result of the FPACK operation.
Table B-7. FPACK Results
\begin{tabular}{|l|l|}
\hline Condition & Result \\
\hline \hline \(135<\exp ^{1}\) & Largest magnitude representation. \\
\hline \(120<\exp \leq 135\) & \begin{tabular}{l} 
Exponent is MSB of source exponent concate- \\
nated with the three LSBs of source expo- \\
nent. The packed fraction is the rounded \\
upper 11 bits of the source fraction.
\end{tabular} \\
\hline \(109<\exp \leq 120\) & \begin{tabular}{l} 
Exponent=0. Packed fraction is the upper \\
bits (source exponent - 110) of the source \\
fraction prefixed by zeros (0s) and the \\
"hidden" 1. The packed fraction is rounded.
\end{tabular} \\
\hline \(\exp <110\) & Packed word is all zeros (0s). \\
\hline
\end{tabular}

1 exp = source exponent sign bit remains the same in all cases

The short float type supports gradual underflow. This method sacrifices precision for dynamic range. When packing a number that would have underflowed, the exponent is set to zero (0) and the mantissa (including "hidden" 1 ) is right-shifted the appropriate amount. The packed result is a denormal, which can be unpacked into a normal IEEE floating-point number.

\title{
Compute Operation Reference
}

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Cleared. \\
SV & Set if overflow occurs, cleared otherwise. \\
SS & Cleared.
\end{tabular}

\section*{Shifter Operations}

\section*{Fn = FUNPACK Rx}

\section*{Function}

Converts the 16-bit floating-point value in \(R x\) to an IEEE 32-bit float-ing-point value stored in Fx.

Table B-8 shows the result of the FUNPACK operation.
Table B-8. FUNPACK Result
\begin{tabular}{|l|l|}
\hline Condition & Result \\
\hline \hline \(0<\exp ^{1} \leq 15\) & \begin{tabular}{l} 
Exponent is the three LSBs of the source expo- \\
nent prefixed by the MSB of the source exponent \\
and four copies of the complement of the MSB. \\
The unpacked fraction is the source fraction \\
with 12 zeros appended.
\end{tabular} \\
\hline exp =0 & \begin{tabular}{l} 
Exponent is (120 - N) where N is the number of \\
leading zeros in the source fraction. The \\
unpacked fraction is the remainder of the \\
source fraction with zeros appended to pad it \\
and the "hidden" 1 is stripped away.
\end{tabular} \\
\hline
\end{tabular}

1 exp = source exponent sign bit remains the same in all cases

The short float type supports gradual underflow. This method sacrifices precision for dynamic range. When packing a number that would have underflowed, the exponent is set to 0 and the mantissa (including "hidden" 1 ) is right-shifted the appropriate amount. The packed result is a denormal, which can be unpacked into a normal IEEE floating-point number.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline SZ & Cleared. \\
SV & Cleared. \\
SS & Cleared.
\end{tabular}

\section*{Multifunction Computations}

\section*{Multifunction Computations}

Each of the three types of multifunction computations,
- Dual add/subtract
- Parallel Multiplier/ALU
- Parallel Multiplier and add/subtract
has a different format for the 23-bit compute field.
See Chapter 2, Computation Units, in ADSP-21065L SHARC DSP User's Manual, for a summary of the multifunction operations.

Each of the four input operands for multifunction computations are constrained to a different set of four Register File locations, as shown in Figure B-4 on page B-95. For example, the X-input to the ALU must be R8, R9, R10 or R11. In all other compute operations, the input operands can be any Register File location.

REGISTER FILE


Figure B-4. Valid input registers for multifunction computations

\section*{Multifunction Computations}

\section*{Dual Add/Subtract (Fixed-Pt.)}

The dual add/subtract operation computes the sum and the difference of two inputs and returns the two results to different registers. This operation has fixed-point and floating-point versions.

Syntax (fixed point version)
\[
R a=R x+R y, R s=R x-R y
\]

Compute Field
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & & 0 & \multicolumn{4}{|c|}{0111} & \multicolumn{4}{|c|}{RS} & \multicolumn{4}{|c|}{RA} & \multicolumn{4}{|c|}{RX} & \multicolumn{4}{|c|}{RY} \\
\hline
\end{tabular}

\section*{Function}

Does a dual add/subtract of the fixed-point fields in registers Rx and Ry. The sum is placed in the fixed-point field of register Ra and the difference in the fixed-point field of Rs. The floating-point extension fields of Ra and Rs are set to all 0s. In saturation mode (the ALU saturation mode bit in MODE1 set) positive overflows return the maximum positive number ( \(0 \times 7\) FFF FFFF), and negative overflows return the minimum negative number ( \(0 \times 8000\) 0000).

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline AZ & \begin{tabular}{l} 
Set if either of the fixed-point outputs is all 0 s, \\
otherwise cleared.
\end{tabular} \\
AU & Cleared.
\end{tabular}

\section*{Compute Operation Reference}
\begin{tabular}{ll} 
Flag & Description \\
\hline AN & \begin{tabular}{l} 
Set if the most significant output bit is 1 of either \\
of the outputs, otherwise cleared.
\end{tabular} \\
AV & \begin{tabular}{l} 
Set if the XOR of the carries of the two most signif- \\
icant adder stages of either of the outputs is 1 , oth- \\
erwise cleared.
\end{tabular} \\
AC & \begin{tabular}{l} 
Set if the carry from the most significant adder stage \\
of either of the outputs is 1,
\end{tabular} \\
AS otherwise cleared.
\end{tabular}\(\quad\)\begin{tabular}{l} 
Cleared. \\
AI
\end{tabular}

\section*{Multifunction Computations}

\section*{Dual Add/Subtract (Floating-Pt.)}

Syntax (floating point version)
\[
F a=F x+F y, F s=F x-F y
\]

\section*{Compute Field}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & & \multicolumn{3}{|l|}{1111} & & \multicolumn{3}{|c|}{FS} & & \multicolumn{3}{|c|}{FA} & & \multicolumn{3}{|c|}{FX} & & \multicolumn{3}{|c|}{FY} \\
\hline
\end{tabular}

\section*{Function}

Does a dual add/subtract of the floating-point operands in registers Fx and Fy. The normalized results are placed in registers Fa and Fs: the sum in Fa and the difference in Fs. Rounding is to nearest (IEEE) or by truncation, to a 32 -bit or to a 40 -bit boundary, as defined by the rounding mode and rounding boundary bits in MODE1. Postrounded overflow returns \(\pm\) Infinity (round-to-nearest) or \(\pm\) NORM.MAX (round-to-zero).
Postrounded denormal returns \(\pm\) Zero. Denormal inputs are flushed to \(\pm\) Zero. A NAN input returns an all 1 s result.

\section*{Status Flags}
\begin{tabular}{ll} 
Flag & Description \\
\hline\(A Z\) & \begin{tabular}{l} 
Set if either postrounded result is a denormal (unbi- \\
ased exponent <-126) or 0 , otherwise cleared.
\end{tabular} \\
AU & \begin{tabular}{l} 
Set if either postrounded result is a denormal, oth- \\
erwise cleared.
\end{tabular} \\
AN & \begin{tabular}{l} 
Set if either of the floating-point results is nega- \\
tive, otherwise cleared.
\end{tabular}
\end{tabular}
\begin{tabular}{ll} 
Flag & Description \\
\hline AV & \begin{tabular}{l} 
Set if either of the postrounded results overflows \\
(unbiased exponent \(>+127), ~ o t h e r w i s e ~ c l e a r e d . ~\)
\end{tabular} \\
AC & Cleared. \\
AS & Cleared. \\
AI & \begin{tabular}{l} 
Set if either of the input operands is a NAN, or if \\
both of the input operands are Infinities, otherwise \\
cleared.
\end{tabular}
\end{tabular}

\section*{Multifunction Computations}

\section*{Parallel Multiplier and ALU (Fixed-Pt.)}

The parallel Multiplier/ALU operation performs a multiply or multiply/accumulate and one of the following ALU operations-add, subtract, average, fixed-point to floating-point conversion, or floating-point to fixed-point conversion-and floating-point ABS, MIN, or MAX.

For detailed information on a particular operation, see "Single-Function Operations" on page B-2.

\section*{Syntax}

See Table B-10
Compute Field
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 1 & & \multicolumn{5}{|c|}{OPCODE} & & \multicolumn{3}{|c|}{RM} & & \multicolumn{3}{|c|}{RA} & \multicolumn{2}{|l|}{RXM} & \multicolumn{2}{|l|}{RYM} & \multicolumn{2}{|l|}{RXA} & \multicolumn{2}{|l|}{RYA} \\
\hline
\end{tabular}

\section*{Compute Operation Reference}

\section*{Parallel Multiplier \& ALU (Floating-Point)}

\author{
Syntax
}

See Table B-10
Compute Field
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 1 & & \multicolumn{5}{|c|}{OPCODE} & & \multicolumn{3}{|c|}{FM} & & \multicolumn{3}{|c|}{FA} & & FXM & & FYM & & FXA & & FYA \\
\hline
\end{tabular}

The Multiplier and ALU operations are determined by OPCODE. The selections for the 6-bit OPCODE field are listed in Table B-10. The Multiplier xand \(y\)-operands are received from data registers RXM (FXM) and RYM (FYM). The Multiplier result operand is returned to data register RM (FM). The ALU \(x\) - and \(y\)-operands are received from data registers RXA (FXA) and RYA (FYA). The ALU result operand is returned to data register RA (FA).

The result operands can be returned to any registers within the Register File. Each of the four input operands is restricted to a particular set of four data registers.

Table B-9. Valid sources of the input operands
\begin{tabular}{|l|l|}
\hline Input & Allowed Sources \\
\hline \hline Multiplier X: & R3-R0 (F3-F0) \\
\hline Multiplier Y: & R7-R4 (F7-F4) \\
\hline ALU X: & R11-R8 (F11-F8) \\
\hline ALU Y: & R15-R12 (F15-F12) \\
\hline
\end{tabular}

\section*{Multifunction Computations}

Table B-10 provides the syntax and opcode for each of the parallel Multiplier and ALU instructions for both fixed point and floating point versions.

Table B-10. Parallel Multiplier/ALU Computations
\begin{tabular}{|c|c|}
\hline Syntax & Opcode \\
\hline \(R m=R 3-0\) * 7 7-4 (SSFR), \(R 2=R 11-8+\mathrm{R} 15-12\) & 000100 \\
\hline \(R m=R 3-0\) * 7 7-4 (SSFR), \(R\) a \(=\) R11-8-R15-12 & 000101 \\
\hline \(R m=R 3-0 * R 7-4 \quad(S S F R), ~ R a=(R 11-8+R 15-12) / 2\) & 000110 \\
\hline MRF \(=\) MRF + R3-0 \(*\) R7-4 (SSF), Ra \(=\) R11-8 + R15-12 & 001000 \\
\hline MRF \(=\) MRF + R3-0 * R7-4 (SSF), Ra \(=\) R11-8 - R15-12 & 001001 \\
\hline \[
\begin{aligned}
M R F & =M R F+R 3-0 * R 7-4(S S F), \\
R a & =(R 11-8+R 15-12) / 2
\end{aligned}
\] & 001010 \\
\hline \(R \mathrm{~m}=\mathrm{MRF}+\mathrm{R} 3-0 * \mathrm{R} 7-4 \quad(S S F R), \mathrm{Ra}=\mathrm{R} 11-8+\mathrm{R} 15-12\) & 001100 \\
\hline \(R \mathrm{~m}=\mathrm{MRF}+\mathrm{R} 3-0 * \mathrm{R} 7-4\) (SSFR), Ra \(=\) R11-8 - R15-12 & 001101 \\
\hline \[
\begin{aligned}
& R m=M R F+R 3-0 * R 7-4 \quad(\text { SSFR }), \\
& R a=(R 11-8+R 15-12) / 2
\end{aligned}
\] & 001110 \\
\hline MRF \(=\) MRF - R3-0*R7-4 (SSF), Ra \(=\) R11-8 + R15-12 & 010000 \\
\hline MRF \(=\) MRF - R3-0*R7-4 (SSF), Ra = R11-8-R15-12 & 010001 \\
\hline \[
\begin{aligned}
\text { MRF } & =\text { MRF }- \text { R3-0*R7-4 (SSF) }, \\
R a & =(R 11-8+R 15-12) / 2
\end{aligned}
\] & 010010 \\
\hline \(R m=M R F-R 3-0 * R 7-4 \quad(S S F R), R a=R 11-8+R 15-12\) & 010100 \\
\hline
\end{tabular}

Table B-10. Parallel Multiplier/ALU Computations (Cont'd)
\begin{tabular}{|c|c|}
\hline Syntax & Opcode \\
\hline Rm = MRF - R3-0 * R7-4 (SSFR), Ra = R11-8-R15-12 & 010101 \\
\hline \[
\begin{aligned}
& R m=M R F-R 3-0 * R 7-4(\text { SSFR }), \\
& R a=(R 11-8+R 15-12) / 2
\end{aligned}
\] & 010110 \\
\hline \(\mathrm{Fm}=\mathrm{F} 3-0\) * F7-4, Fa \(=\mathrm{F} 11-8+\mathrm{F} 15-12\) & 011000 \\
\hline \(\mathrm{Fm}=\mathrm{F} 3-0\) * F7-4, Fa \(=\mathrm{F} 11-8-\mathrm{F} 15-12\) & 011001 \\
\hline \(\mathrm{Fm}=\mathrm{F} 3-0\) * F7-4, Fa \(=\) FLOAT R11-8 by R15-12 & 011010 \\
\hline Fm = F3-0 * F7-4, Fa = FIX F11-8 by R15-122 & 011011 \\
\hline \(\mathrm{Fm}=\mathrm{F} 3-0\) * F7-4, Fa \(=\mathrm{ABS}\) F11-8 & 011101 \\
\hline \(\mathrm{Fm}=\mathrm{F} 3-0 * \mathrm{~F}-4, \mathrm{Fa}=\operatorname{MAX}(\mathrm{F} 11-8, \mathrm{~F} 15-12)\) & 011110 \\
\hline \(\mathrm{Fm}=\mathrm{F} 3-0 \times \mathrm{F}\)-4, \(\mathrm{Fa}=\mathrm{MIN}(\mathrm{F} 11-8, \mathrm{~F} 15-12)\) & 011111 \\
\hline
\end{tabular}

\section*{Multifunction Computations}

\section*{Parallel Multiplier and Dual Add/Subtract}

The parallel Multiplier and dual add/subtract operation performs a multiply or multiply/accumulate and computes the sum and the difference of the ALU inputs. For detailed information on the Multiplier operations, see the individual descriptions under "Multiplier Operations" on page B-50. For information on the dual add/subtract operation, see the individual Dual Add/Subtract operations. This operation has fixed-point and floating-point versions.

Syntax (Fixed-point versions)
\[
R m=R 3-0 * R 7-4 \quad(S S F R), R a=R 11-8+R 15-12, R s=R 11-8-R 15-12
\]

\section*{Compute Field}


Syntax (Floating-point versions)
\[
F m=F 3-0 * F 7-4, F a=F 11-8+F 15-12, F s=F 11-8-F 15-12
\]

Compute Field
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 1 & 1 & 1 & & \multicolumn{3}{|c|}{FS} & & \multicolumn{3}{|c|}{FM} & & \multicolumn{3}{|c|}{FA} & \multicolumn{2}{|r|}{FXM} & \multicolumn{2}{|r|}{FYM} & \multicolumn{2}{|r|}{FXA} & \multicolumn{2}{|r|}{FYA} \\
\hline
\end{tabular}

The Multiplier \(x\) - and \(y\)-operands are received from data registers RXM (FXM) and RYM (FYM). The Multiplier result operand is returned to data register RM (FM). The ALU \(x\) - and \(y\)-operands are received from data registers RXA (FXA) and RYA (FYA). The ALU result operands are returned to data register RA (FA) and RS (FS).

\section*{Compute Operation Reference}

The result operands can be returned to any registers within the Register File. Each of the four input operands is restricted to a different set of four data registers, as shown in Table B-11.

Table B-11. Valid sources of the input operands
\begin{tabular}{|l|l|}
\hline Input & Valid Sources \\
\hline \hline Multiplier X: & R3-R0 (F3-F0) \\
\hline Multiplier Y: & R7-R4 (f7-f4) \\
\hline ALU X: & R11-R8 (F11-F8) \\
\hline ALU Y: & R15-R12(F15-F12) \\
\hline
\end{tabular}

\section*{Multifunction Computations}

\section*{C NUMERIC FORMATS}

The processor supports several numeric formats:
- IEEE Standard 754/854, 32-bit, single-precision floating-point format.
- An extended-precision version of the 32-bit, single-precision floating-point format that has eight additional bits in the mantissa (40 bits total).
- 32-bit, fixed-point formats that include both fractions and integers in signed (twos-complement) or unsigned formats.

\section*{Single-Precision Floating-Point Format}

\section*{Single-Precision Floating-Point Format}

IEEE Standard 754/854 specifies a 32-bit, single-precision floating-point format, as shown in Figure C-1. A number in this format consists of a sign bit s, a 24-bit significant, and an 8-bit unsigned-magnitude exponent e.


Figure C-1. IEEE 32-bit single-precision floating-point format
For normalized numbers, the significant consists of a 23-bit fraction \(f\) and a bidden bit 1 understood to precede \(f 22\) in the significant. The binary point is understood to lie between the hidden bit and f22. The least significant bit (LSB) of the fraction is \(f 0\). The LSB of the exponent is e 0 .

The hidden bit effectively increases the precision of the floating-point significant to twenty-four bits from the twenty-three bits actually stored in the data format. It also ensures that the significant of any IEEE normalized number is always \(\geq 1\) and \(<2\).

In the single-precision format, the unsigned exponent e ranges between 1 \(\leq \mathrm{e} \leq 254\) for normal numbers. This exponent is biased by \(+127(254 \div 2)\). To calculate the true unbiased exponent, you subtract 127 from e.

The IEEE standard also provides for several special data types in the sin-gle-precision floating-point format, as shown in Table C-1.

Table C-1. Supported single-precision, floating-point special data types
\begin{tabular}{|l|l|l|l|l|}
\hline Type & Exponent & Fraction & Value & Notes \\
\hline \hline Infinity & 255 & 0 & \((-1)^{\text {s Infinity }}\) & \begin{tabular}{l} 
Because the \\
fraction is \\
signed, can \\
represent \\
土Infinity
\end{tabular} \\
\hline \begin{tabular}{l} 
NAN \\
(Not-A- \\
Number)
\end{tabular} & \begin{tabular}{l}
255 \\
\((\) al1 1s)
\end{tabular} & nonzero & undefined & \begin{tabular}{l} 
Typical uses \\
are: \\
Flags for data
\end{tabular} \\
flow control \\
Values of \\
uninitialized \\
variables \\
Results of \\
invalid opera- \\
tions (as 0 * \\
\(\infty)\)
\end{tabular}

\section*{Extended-Precision Floating-Point Format}

\section*{Extended-Precision Floating-Point Format}

The extended-precision floating-point format, as shown in Figure C-2, is the same as the single-precision format, except this format:
- Is forty bits wide
- Has a 32-bit significant


Figure C-2. 40-bit extended floating-point format

\section*{Short Word Floating-Point Format}

The processor supports a 16-bit, floating-point data type and provides conversion instructions for it.

This format has an 11-bit mantissa, a 4-bit exponent, and a sign bit, as shown in Figure C-3. The 16-bit floating-point numbers reside in the lower sixteen bits of the 32-bit floating-point field.


Figure C-3. 16-bit floating-point format
Two shifter instructions, FPACK and FUNPACK, perform the packing and unpacking conversions between 32- and 16-bit floating-point words.

The FPACK instruction converts a 32-bit IEEE floating-point number to a 16 -bit floating-point number.

The FUNPACK instruction converts a 16-bit floating-point number to a 32-bit IEEE floating-point number.

\section*{Short Word Floating-Point Format}

Each instruction executes in a single cycle. Table C-2 lists and describes the results of the FPACK and FUNPACK operations.

Table C-2. Results of the FPACK and FUNPACK operations
\begin{tabular}{|c|c|c|}
\hline Operation & Condition & Result \\
\hline \multirow[t]{4}{*}{FPACK} & 135 < exp & Largest magnitude representation \\
\hline & \(120<\exp \leq 135\) & \begin{tabular}{l}
Exponent is MSB of source exponent concatenated with the three LSBs of source exponent. \\
The packed fraction is the rounded upper 11 bits of the source fraction.
\end{tabular} \\
\hline & \(109<\exp \leq 120\) & \begin{tabular}{l}
Exponent=0. \\
Packed fraction is the upper bits (source exponent -110) of the source fraction prefixed by zeros and the "hidden" 1. \\
The packed fraction is rounded.
\end{tabular} \\
\hline & \(\exp <110\) & Packed word is all zeros (Os). \\
\hline \(\exp =\) sou & exponent; sign & remains the same in all cases \\
\hline
\end{tabular}

Table C-2. Results of the FPACK and FUNPACK operations (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Operation & Condition & Result \\
\hline \multirow[t]{2}{*}{FUNPACK} & \(0<\exp <15\) & \begin{tabular}{l}
Exponent is the 3 LSBs of the source exponent prefixed by the MSB of the source exponent and four copies of the complement of the MSB. \\
The unpacked fraction is the source fraction with 12 zeros appended.
\end{tabular} \\
\hline & \(\exp =0\) & \begin{tabular}{l}
Exponent is (120 - N), where N is the number of leading zeros in the source fraction. \\
The unpacked fraction is the remainder of the source fraction with zeros (Os) appended to pad it and the hidden 1 stripped away.
\end{tabular} \\
\hline \(\exp =\) sou & xponent; sig & remains the same in all cases \\
\hline
\end{tabular}

The short float type supports gradual underflow, which sacrifices precision for dynamic range. When packing a number that would have underflowed, the processor sets the exponent to zero (0) and right shifts the mantissa (including the hidden 1) the appropriate amount. The packed result is a denormal, which you can unpack into a normal IEEE float-ing-point number.

During the FPACK operation, an overflow condition sets the SV flag, and a nonoverflow condition clears it. During the FUNPACK operation, the Shifter clears the SV flag. For both instructions, the Shifter clears the SZ and SS flags. For details, see Chapter 2, Computation Units, in ADSP-21065L SHARC DSP User's Manual.

\section*{Fixed-Point Formats}

The processor supports two 32-bit fixed-point formats-fractional and integer-both of which include signed (twos-complement) and unsigned numbers. Figure C- 4 shows the four possible combinations.

Signed Integer
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 31 & 30 & 29 & & 2 & 1 & 0 & bit \\
\hline -231 & \(2^{30}\) & \(2^{29}\) & . \(\cdot\) & \(2^{2}\) & \(2^{1}\) & \(2^{0}\) i & weight \\
\hline \multicolumn{7}{|l|}{\(\uparrow\) ¢ sign bit} & \\
\hline
\end{tabular}

\section*{Signed Fractional}


\section*{Unsigned Integer}


\section*{Unsigned Fractional}
\begin{tabular}{|c|c|l|ll|l|l|l|l|}
31 & 30 & & \multicolumn{2}{c}{29} & 1 & 0 & bit \\
\hline\(\dot{4}^{-1}\) & \(2^{-2}\) & \(2^{-3}\) & \(\cdots\) & \(2^{-30}\) & \(2^{-31}\) & \(2^{-32}\) \\
\hline
\end{tabular}
binary point
Figure C-4. 32-bit fixed-point formats
The fractional format includes an implied binary point to the left of the most significant magnitude bit. The integer format includes an implied binary point to the right of the LSB. In signed (twos-complement) format, the sign bit is negatively weighted.

ALU outputs always have the same width and data format as the inputs. The Multiplier, however, produces a 64 -bit product from two 32-bit inputs. Multiplier results follow these rules:
- If both operands are unsigned integers, the result is a 64-bit unsigned integer.
- If both operands are unsigned fractions, the result is a 64 -bit unsigned fraction.

Figure C-5 shows both of these results.

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{7}{|c|}{Unsigned Fractional} \\
\hline bit & 63 & 62 & 61 & & 2 & 1 & 0 \\
\hline weight & \(\mathrm{z}^{-1}\) & \(2^{-2}\) & \(2^{-3}\) & \(\ldots\) & \(2^{-62}\) & \(2^{-63}\) & \(2^{-64}\) \\
\hline
\end{tabular}

Figure C-5. 64-bit unsigned fixed-point products
- If one operand is signed and the other is unsigned, the result is signed.
- If both inputs are signed, the result is signed and automatically shifted left one bit.

The LSB becomes zero ( 0 ) and bit 62 moves into the sign bit position.

Normally bit 63 and bit 62 are identical when both operands are signed. (The only exception occurs when a full-scale negative is multiplied by itself.) So, the left shift normally removes a redundant
sign bit, increasing the precision of the most significant product (MSP).

If the data format is fractional, a single-bit left shift renormalizes the MSP to a fractional format. Figure C-6 shows the signed formats with and without left shifting.


Figure C-6. 64-bit signed, fixed-point product
The Multiplier has an 80-bit accumulator for accumulating 64-bit products. For details, see Chapter 2, Computation Units, in ADSP-21065L SHARC DSP User's Manual.

\section*{D JTAG TEST ACCESS PORT}

A boundary scan enables a system designer, with minimal test-specific hardware, to test interconnections on a printed circuit board.

The ability to control and monitor each input and output pin on each chip through a set of serially scannable latches makes the scan possible. Each input and output is connected to a latch, and each latch is connected as a long shift register, so a test program can read and write data from or to the latches through a serial test access port (TAP).

The processor contains a test access port that is compatible with the indus-try-standard IEEE 1149.1 (JTAG) specification.

This appendix describes the IEEE 1149.1 features specific to the ADSP-21065L. For more information, see the IEEE 1149.1 specification and other references listed at the end of this appendix.

The boundary scan supports a variety of functions for testing each input and output signal of the ADSP-21065L. Each input has a latch that can either monitor the value of an incoming signal or drive data into the chip. Similarly, each output has a latch that can either monitor the value of an outgoing signal or drive the output. For bidirectional pins, you can combine input and output functions.

Each latch associated with a pin is part of a single, serial-shift register path. Each latch is a master/slave type latch, with the controlling clock provided externally. This clock (TCK) is asynchronous to the ADSP-21065L's system clock (CLKIN).

\section*{Test Access Port (TAP)}

The test access port (TAP) controls the operation of the boundary scan. The TAP consists of five pins that control a state machine, including the boundary scan. The state machine and pins conform to the IEEE 1149.1 specification.

TCK (input)
Test Clock.
Used to clock serial data into scan latches and control sequencing of the test state machine. TCK can be asynchronous with CLKIN.

TMS (input)
Test Mode Select.
Primary control signal for the state machine. Synchronous with TCK. A sequence of values on TMS adjusts the current state of the TAP.

TDI (input)
Test Data Input.
Serial input data to the scan latches. Synchronous with TCK.
TDO (output)
Test Data Output.
Serial output data from the scan latches. Synchronous with TCK.
\(\overline{\text { TRST }}\) (input)
Test Reset.
Resets the test state machine. Can be asynchronous with TCK.

A BSDL (Boundary Scan Description Language) file for the ADSP-21065L is available on Analog Devices' web site.

\section*{Instruction Register}

The instruction register enables the processor to shift in an instruction. This instruction selects the test to perform and/or the test data register to access. The instruction register is five-bits long with no parity bit. The processor loads a binary value of 10000 (LSB nearest TDI) into the instruction register whenever the TAP reset state is entered.

Table D-1 lists the binary code for each instruction. Bit 0 is nearest TDI and bit 4 is nearest TDO. An "x" specifies a "don't-care" state. None of the public instructions place data registers into test modes. The instructions affect the ADSP-21065L as defined in the 1149.1 specification. The ADSP-21065L does not support the optional instructions RUNBIST, IDCODE, or USERCODEL.

Table D-1. Test instructions
\begin{tabular}{|lllll|l|l|l|}
\hline \begin{tabular}{l} 
Bits \\
4
\end{tabular} & 3 & 2 & 1 & 0 & Name & \begin{tabular}{l} 
Register \\
(Serial Path)
\end{tabular} & Type \\
\hline \hline 1 & \(x\) & \(x\) & \(x\) & \(\times\) & BYPASS & Bypass & Public \\
\hline 0 & 0 & 0 & 0 & 0 & EXTEST & Boundary & Public \\
\hline 0 & 0 & 0 & 0 & 1 & SAMPLE/PRELOAD & Boundary & Public \\
\hline 0 & 0 & 0 & 1 & 0 & Reserved for emulation & NA & Private \\
\hline 0 & 0 & 0 & 1 & 1 & INTEST & Boundary & Public \\
\hline 0 & 0 & 1 & 0 & 0 & Reserved for emulation & NA & Private \\
\hline 0 & 0 & 1 & 0 & 1 & Reserved for emulation & NA & Private \\
\hline
\end{tabular}

Table D-1. Test instructions
\begin{tabular}{|c|c|c|c|}
\hline \[
\] & Name & \begin{tabular}{l}
Register \\
(Serial Path)
\end{tabular} & Type \\
\hline \(\begin{array}{llllll}0 & 0 & 1 & 1 & 0\end{array}\) & Reserved for emulation & NA & Private \\
\hline \(\begin{array}{lllll}0 & 0 & 1 & 1 & 1\end{array}\) & Reserved for emulation & NA & Private \\
\hline 0 1 x \(\times\) x & Reserved for emulation & NA & Private \\
\hline
\end{tabular}

The entry under "Register" is the serial scan path, either Boundary or Bypass in this case, that the instruction enabled. Figure D-1 shows these register paths. The single-bit Bypass register is fully defined in the 1149.1 specification. The Boundary register is described in the next section.

You do not need to write special values into any register prior to selecting any instruction. As Table D-1 shows, certain instructions are reserved for the emulator. For details, see "Private Instructions" on page D-29.


Figure D-1. Serial scan paths

\section*{Boundary Register}

The Boundary register is 285 bits long.
Table D-2 lists and defines the latch type and function of each position in the scan path. The positions are numbered from 0 to 284 . Bit 0 is the first bit output (closest to TDO) and bit 284 is the last bit output (closest to TDI).

Table D-2. Scan path position definitions
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signa 1 \\
\hline 0 & I & BSEL \\
\hline 1 & 0 & \(\overline{\text { BMS }}\) \\
\hline 2 & I & \(\overline{\text { BMS }}\) \\
\hline 3 & I & Reserved1 \\
\hline 4 & OE & \(\overline{\text { BMS }}\) output enable \\
\hline 5 & I & \(\overline{\text { RESET }}\) \\
\hline 6 & 0 & \(A^{\text {AD }} \mathrm{R}_{23}\) \\
\hline 7 & I & \(\mathrm{ADDR}_{23}\) \\
\hline \multicolumn{3}{|l|}{```
I= Input
0= Output
OE=OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
NC= Do not connect
```} \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)


\section*{Boundary Register}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 20 & 0 & \(\mathrm{ADDR}_{16}\) \\
\hline 21 & I & \(\mathrm{ADDR}_{16}\) \\
\hline 22 & 0 & \(\mathrm{ADDR}_{15}\) \\
\hline 23 & I & \(\mathrm{ADDR}_{15}\) \\
\hline 24 & 0 & \(\mathrm{ADDR}_{14}\) \\
\hline 25 & I & \(\mathrm{ADDR}_{14}\) \\
\hline 26 & 0 & \(\mathrm{ADDR}_{13}\) \\
\hline 27 & I & \(\mathrm{ADDR}_{13}\) \\
\hline 28 & 0 & \(\mathrm{ADDR}_{12}\) \\
\hline 29 & I & \(\mathrm{ADDR}_{12}\) \\
\hline 30 & 0 & \(\mathrm{ADDR}_{11}\) \\
\hline 31 & I & \(\mathrm{ADDR}_{11}\) \\
\hline \multicolumn{3}{|l|}{\(\mathrm{I}=\) Input} \\
\hline \multicolumn{3}{|l|}{\(0=\) Output} \\
\hline \multicolumn{3}{|l|}{OE= OutputEnable} \\
\hline \[
\begin{aligned}
& 1= \\
& \text { inst } \\
& 0= \\
& \text { inst }
\end{aligned}
\] & \begin{tabular}{l}
e the asso ions, \\
ble the asso ions)
\end{tabular} & \begin{tabular}{l}
ed sign \\
ated si
\end{tabular} \\
\hline \multicolumn{3}{|l|}{\(N C=\) Do not connect} \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 32 & 0 & \(\mathrm{ADDR}_{10}\) \\
\hline 33 & I & \(\mathrm{ADDR}_{10}\) \\
\hline 34 & 0 & \(\mathrm{ADDR}_{9}\) \\
\hline 35 & I & \(\mathrm{ADDR}_{9}\) \\
\hline 36 & OE & ADDR output enable \\
\hline 37 & 0 & \(\mathrm{ADDR}_{8}\) \\
\hline 38 & I & \(\mathrm{ADDR}_{8}\) \\
\hline 39 & 0 & \(\mathrm{ADDR}_{7}\) \\
\hline 40 & I & \(\mathrm{ADDR}_{7}\) \\
\hline 41 & 0 & \(\mathrm{ADDR}_{6}\) \\
\hline 42 & I & \(\mathrm{ADDR}_{6}\) \\
\hline 43 & 0 & \(\mathrm{ADDR}_{5}\) \\
\hline 44 & I & \(\mathrm{ADDR}_{5}\) \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{```
I= Input
0= Output
OE=OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
NC= Do not connect
```}} \\
\hline & & \\
\hline
\end{tabular}

\section*{Boundary Register}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 45 & 0 & \(\mathrm{ADDR}_{4}\) \\
\hline 46 & I & \(\mathrm{ADDR}_{4}\) \\
\hline 47 & 0 & \(\mathrm{ADDR}_{3}\) \\
\hline 48 & I & \(\mathrm{ADDR}_{3}\) \\
\hline 49 & 0 & \(\mathrm{ADDR}_{2}\) \\
\hline 50 & I & \(\mathrm{ADDR}_{2}\) \\
\hline 51 & 0 & \(\mathrm{ADDR}_{1}\) \\
\hline 52 & I & \(\mathrm{ADDR}_{1}\) \\
\hline 53 & 0 & ADDR 0 \\
\hline 54 & I & ADDR 0 \\
\hline 55 & OE & FLAGO output enable \\
\hline 56 & OE & FLAG1 output enable \\
\hline 57 & 0 & FLAGO \\
\hline
\end{tabular}
```

I= Input
0= Output
OE= OutputEnable
1 = Drive the associated signals during EXTEST and INTEST
instructions,
O = Disable the associated signals during EXTEST and INTEST
instructions)
NC= Do not connect

```

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 58 & I & FLAGO \\
\hline 59 & 0 & FLAG1 \\
\hline 60 & I & FLAG1 \\
\hline 61 & 0 & FLAG2 \\
\hline 62 & I & FLAG2 \\
\hline 63 & OE & FLAG2 output enable \\
\hline 64 & OE & FLAG3 output enable \\
\hline 65 & 0 & FLAG3 \\
\hline 66 & I & FLAG3 \\
\hline 67 & OE & SPARE1 output enable \\
\hline 68 & 0 & SPARE1 \\
\hline 69 & I & SPARE1 \\
\hline 70 & OE & SPAREO output enable \\
\hline \multicolumn{3}{|l|}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
```} \\
\hline NC= Do not & connect & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 71 & 0 & SPAREO \\
\hline 72 & I & SPAREO \\
\hline 73 & I & \(\overline{\mathrm{IRQ}} 0\) \\
\hline 74 & I & \(\overline{\mathrm{IRQ}} 1\) \\
\hline 75 & I & \(\overline{\mathrm{IRQ}} 2\) \\
\hline 76 & OE & SPARE6 output enable \\
\hline 77 & 0 & SPARE6 \\
\hline 78 & I & SPARE6 \\
\hline 79 & 0 & RFSO \\
\hline 80 & I & RFS0 \\
\hline 81 & OE & RFSO output enable \\
\hline 82 & OE & RCLKO output enable \\
\hline 83 & OE & TFSO output enable \\
\hline \multicolumn{3}{|l|}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
NC= Do not connect
```} \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 84 & 0 & RCLK0 \\
\hline 85 & I & RCLK0 \\
\hline 86 & I & DR0_A \\
\hline 87 & I & DRO_B \\
\hline 88 & 0 & TFS0 \\
\hline 89 & I & TFS0 \\
\hline 90 & 0 & TCLK0 \\
\hline 91 & I & TCLKO \\
\hline 92 & OE & TCLKO output enable \\
\hline 93 & OE & DT0_A output enable \\
\hline 94 & OE & DTO_B output enable \\
\hline 95 & 0 & DT0_A \\
\hline 96 & 0 & DT0_B \\
\hline \multicolumn{3}{|l|}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
```} \\
\hline NC= Do not & connect & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 97 & 0 & RFS1 \\
\hline 98 & I & RFS1 \\
\hline 99 & OE & RFS1 output enable \\
\hline 100 & OE & RCLK1 output enable \\
\hline 101 & OE & TFS1 output enable \\
\hline 102 & 0 & RCLK1 \\
\hline 103 & I & RCLK1 \\
\hline 104 & I & DR1_A \\
\hline 105 & I & DR1_B \\
\hline 106 & 0 & TFS1 \\
\hline 107 & I & TFS 1 \\
\hline 108 & 0 & TCLK1 \\
\hline 109 & I & TCLK1 \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
NC= Do not connect
```}} \\
\hline & & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 110 & OE & TCLK1 output enable \\
\hline 111 & OE & DT1_A output enable \\
\hline 112 & OE & DT1_B output enable \\
\hline 113 & 0 & DT1_A \\
\hline 114 & 0 & DT1_B \\
\hline 115 & 0 & PWM_EVENT1 \\
\hline 116 & i & PWM_EVENT1 \\
\hline 117 & OE & PWM_EVENT1 output enable \\
\hline 118 & OE & PWM_EVENTO output enable \\
\hline 119 & OE & \(\overline{\mathrm{BR}} 1\) output enable \\
\hline 120 & OE & \(\overline{\mathrm{BR}} 2\) output enable \\
\hline 121 & 0 & PWM_EVENTO \\
\hline 122 & I & PWM_EVENT0 \\
\hline \multicolumn{3}{|l|}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
```} \\
\hline NC= Do not & connect & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 123 & 0 & \(\overline{\mathrm{BR}} 1\) \\
\hline 124 & I & \(\overline{\mathrm{BR}} 1\) \\
\hline 125 & 0 & \(\overline{\mathrm{BR}} 2\) \\
\hline 126 & I & \(\overline{\mathrm{BR}} 2\) \\
\hline 127 & I & CLKIN \\
\hline 128 & OE & SDCLK1 output enable \\
\hline 129 & 0 & SDCLK1 \\
\hline 130 & I & SDCLK1 \\
\hline 131 & OE & SDCLKO, \(\overline{R A S}, \overline{C A S}, ~ D Q M, ~ S D C K E, ~ S D A 10 ~\) output enable \\
\hline 132 & 0 & SDCLK0 \\
\hline 133 & I & SDCLK0 \\
\hline 134 & I & \(\overline{\text { DMAR1 }}\) \\
\hline 135 & I & \(\overline{\text { DMAR2 }}\) \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    O = Disable the associated signals during EXTEST and INTEST
    instructions)
NC= Do not connect
```}} \\
\hline & & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 136 & I & \(\overline{\mathrm{HBR}}\) \\
\hline 137 & 0 & \(\overline{\text { RAS }}\) \\
\hline 138 & I & \(\overline{\text { RAS }}\) \\
\hline 139 & 0 & \(\overline{\text { CAS }}\) \\
\hline 140 & I & \(\overline{\mathrm{CAS}}\) \\
\hline 141 & 0 & \(\overline{\text { SDWE }}\) \\
\hline 142 & I & \(\overline{\text { SDWE }}\) \\
\hline 143 & 0 & DQM \\
\hline 144 & 0 & SDCKE \\
\hline 145 & I & SDCKE \\
\hline 146 & 0 & SDA10 \\
\hline 147 & OE & \(\overline{\text { HBG }}\) output enable \\
\hline 148 & 0 & \(\overline{\text { DMAG1 }}\) \\
\hline \multicolumn{3}{|l|}{```
I= Input
0= Output
OE=OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
```} \\
\hline NC= Do not & connect & \\
\hline
\end{tabular}

\section*{Boundary Register}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 149 & 0 & \(\overline{\text { DMAG2 }}\) \\
\hline 150 & 0 & \(\overline{\mathrm{HBG}}\) \\
\hline 151 & I & \(\overline{\mathrm{HBG}}\) \\
\hline 152 & 0 & BMSTR \\
\hline 153 & OE & \(\overline{R D}, \overline{W R}, \overline{D M A G} 1, \overline{\text { DMAG} 2, ~} \overline{M S}, \overline{S W}\), output enable \\
\hline 154 & I & \(\overline{C S}\) \\
\hline 155 & I & \(\overline{\text { STBS }}\) \\
\hline 156 & I & Reserved2 \\
\hline 157 & 0 & \(\overline{W R}\) \\
\hline 158 & I & \(\overline{W R}\) \\
\hline 159 & 0 & \(\overline{\mathrm{RD}}\) \\
\hline 160 & I & \(\overline{\mathrm{RD}}\) \\
\hline 161 & OE & REDY output enable \\
\hline \multicolumn{3}{|l|}{\multirow[t]{4}{*}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
NC= Do not connect
```}} \\
\hline & & \\
\hline & & \\
\hline & & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 162 & 0 & REDY \\
\hline 163 & 0 & SW \\
\hline 164 & I & SW \\
\hline 165 & 0 & \(\overline{C P A}\) \\
\hline 166 & I & \(\overline{C P A}\) \\
\hline 167 & OE & ACK output enable \\
\hline 168 & I & Reserved3 \\
\hline 169 & 0 & ACK \\
\hline 170 & I & ACK \\
\hline 171 & 0 & \(\overline{\mathrm{MS}} 0\) \\
\hline 172 & I & \(\overline{\mathrm{MS}} 0\) \\
\hline 173 & 0 & \(\overline{M S 1}\) \\
\hline 174 & I & \(\overline{\mathrm{MS}} 1\) \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{```
I= Input
0= Output
OE=OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
NC= Do not connect
```}} \\
\hline & & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 175 & 0 & \(\overline{M S} 2\) \\
\hline 176 & I & \(\overline{M S} 2\) \\
\hline 177 & 0 & \(\overline{M S} 3\) \\
\hline 178 & I & \(\overline{\mathrm{MS}} 3\) \\
\hline 179 & 0 & FLAG11 \\
\hline 180 & I & FLAG11 \\
\hline 181 & OE & FLAG11 \\
\hline 182 & OE & FLAG10 \\
\hline 183 & OE & FLAG9 \\
\hline 184 & 0 & FLAG10 \\
\hline 185 & I & FLAG10 \\
\hline 186 & 0 & FLAG9 \\
\hline 187 & I & FLAG9 \\
\hline \multicolumn{3}{|l|}{\(\mathrm{I}=\) Input} \\
\hline \multicolumn{3}{|l|}{\(0=\) Output} \\
\hline \multicolumn{3}{|l|}{OE= OutputEnable} \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
1 = Drive the associated signals during EXTEST and INTEST instructions, \\
0 = Disable the associated signals during EXTEST and INTEST instructions)
\end{tabular}} \\
\hline \multicolumn{3}{|l|}{NC= Do not connect} \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 188 & 0 & FLAG8 \\
\hline 189 & I & FLAG8 \\
\hline 190 & OE & FLAG8 output enable \\
\hline 191 & 0 & DATAO \\
\hline 192 & I & DATAO \\
\hline 193 & 0 & DATA1 \\
\hline 194 & I & DATA1 \\
\hline 195 & 0 & DATA2 \\
\hline 196 & I & DATA2 \\
\hline 197 & 0 & DATA3 \\
\hline 198 & I & DATA3 \\
\hline 199 & 0 & DATA4 \\
\hline 200 & I & DATA4 \\
\hline \multicolumn{3}{|l|}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    O = Disable the associated signals during EXTEST and INTEST
    instructions)
```} \\
\hline NC= Do not & connect & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 201 & 0 & DATA5 \\
\hline 202 & I & DATA5 \\
\hline 203 & 0 & DATA6 \\
\hline 204 & I & DATA6 \\
\hline 205 & 0 & DATA7 \\
\hline 206 & I & DATA7 \\
\hline 207 & 0 & DATA8 \\
\hline 208 & I & DATA8 \\
\hline 209 & OE & DATA13:0 output enable \\
\hline 210 & 0 & datag \\
\hline 211 & I & DATA9 \\
\hline 212 & 0 & DATA10 \\
\hline 213 & I & DATA10 \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{```
I= Input
0= Output
OE=OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
NC= Do not connect
```}} \\
\hline & & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 214 & 0 & DATA11 \\
\hline 215 & I & DATA11 \\
\hline 216 & 0 & DATA12 \\
\hline 217 & I & DATA12 \\
\hline 218 & 0 & DATA13 \\
\hline 219 & I & DATA13 \\
\hline 220 & OE & SPARE5 output enable \\
\hline 221 & 0 & SPARE5 \\
\hline 222 & I & SPARE5 \\
\hline 223 & OE & SPARE4 output enable \\
\hline 224 & 0 & SPARE4 \\
\hline 225 & I & SPARE4 \\
\hline 226 & 0 & DATA14 \\
\hline \multicolumn{3}{|l|}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
```} \\
\hline NC= Do not & connect & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 227 & I & DATA14 \\
\hline 228 & 0 & DATA15 \\
\hline 229 & I & DATA15 \\
\hline 230 & 0 & DATA16 \\
\hline 231 & I & DATA16 \\
\hline 232 & 0 & DATA17 \\
\hline 233 & I & DATA17 \\
\hline 234 & 0 & DATA18 \\
\hline 235 & I & DATA18 \\
\hline 236 & 0 & DATA19 \\
\hline 237 & I & DATA19 \\
\hline 238 & 0 & DATA20 \\
\hline 239 & I & DATA20 \\
\hline \multicolumn{3}{|l|}{\(\mathrm{I}=\) Input} \\
\hline \multicolumn{3}{|l|}{\(0=\) Output} \\
\hline \multicolumn{3}{|l|}{OE= OutputEnable} \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
1 = Drive the associated signals during EXTEST and INTEST instructions, \\
\(0=\) Disable the associated signals during EXTEST and INTEST instructions)
\end{tabular}} \\
\hline \multicolumn{3}{|l|}{NC= Do not connect} \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 240 & OE & SPARE3 output enable \\
\hline 241 & 0 & SPARE3 \\
\hline 242 & I & SPARE3 \\
\hline 243 & OE & DATA31:14 output enable \\
\hline 244 & 0 & DATA21 \\
\hline 245 & I & DATA21 \\
\hline 246 & 0 & DATA22 \\
\hline 247 & I & DATA22 \\
\hline 248 & 0 & DATA23 \\
\hline 249 & I & DATA23 \\
\hline 250 & 0 & DATA24 \\
\hline 251 & I & DATA24 \\
\hline 252 & 0 & DATA25 \\
\hline \multicolumn{3}{|l|}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
```} \\
\hline \(N C=D o n\) & connect & \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 253 & I & DATA25 \\
\hline 254 & 0 & DATA26 \\
\hline 255 & I & DATA26 \\
\hline 256 & 0 & DATA27 \\
\hline 257 & I & DATA27 \\
\hline 258 & 0 & DATA28 \\
\hline 259 & I & DATA28 \\
\hline 260 & 0 & DATA29 \\
\hline 261 & I & DATA29 \\
\hline 262 & 0 & DATA30 \\
\hline 263 & I & DATA30 \\
\hline 264 & 0 & DATA31 \\
\hline 265 & I & DATA31 \\
\hline \multicolumn{3}{|l|}{\(\mathrm{I}=\) Input} \\
\hline \multicolumn{3}{|l|}{\(0=\) Output} \\
\hline \multicolumn{3}{|l|}{OE= OutputEnable} \\
\hline \[
\begin{aligned}
& 1=0 \\
& \text { instr } \\
& 0=D \\
& \text { instr }
\end{aligned}
\] & \begin{tabular}{l}
e the asso ions, \\
ble the ass ions)
\end{tabular} & \begin{tabular}{l}
ed sign \\
ated sig
\end{tabular} \\
\hline \multicolumn{3}{|l|}{\(N C=\) Do not connect} \\
\hline
\end{tabular}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 266 & 0 & FLAG7 \\
\hline 267 & I & FLAG7 \\
\hline 268 & OE & FLAG7 output enable \\
\hline 269 & OE & FLAG6 output enable \\
\hline 270 & OE & FLAG5 output enable \\
\hline 271 & 0 & FLAG6 \\
\hline 272 & I & FLAG6 \\
\hline 273 & 0 & FLAG5 \\
\hline 274 & I & FLAG5 \\
\hline 275 & 0 & FLAG4 \\
\hline 276 & I & FLAG4 \\
\hline 277 & OE & FLAG4 output enable \\
\hline 278 & OE & EMU output enable \\
\hline \multicolumn{3}{|l|}{```
I= Input
0= Output
OE= OutputEnable
    1 = Drive the associated signals during EXTEST and INTEST
    instructions,
    0 = Disable the associated signals during EXTEST and INTEST
    instructions)
```} \\
\hline NC= Do not & connect & \\
\hline
\end{tabular}

\section*{Device Identification Register}

Table D-2. Scan path position definitions (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Position & Latch Type & Signal \\
\hline 279 & OE & SPARE2 output enable \\
\hline 280 & 0 & SPARE2 \\
\hline 281 & I & SPARE2 \\
\hline 282 & I & ID1 \\
\hline 283 & I & I D0 \\
\hline 284 & 0 & \(\overline{E M U}\) (This end closest to TDI scan in 1ast) \\
\hline \multicolumn{3}{|l|}{\(\mathrm{I}=\) Input} \\
\hline \multicolumn{3}{|l|}{\(0=\) Output} \\
\hline \multicolumn{3}{|l|}{OE= OutputEnable} \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
1 = Drive the associated signals during EXTEST and INTEST instructions, \\
\(0=\) Disable the associated signals during EXTEST and INTEST instructions)
\end{tabular}} \\
\hline \multicolumn{3}{|l|}{\(N C=\) Do not connect} \\
\hline
\end{tabular}

\section*{Device Identification Register}

The ADSP-21065L does not include a device identification register.

\section*{Built-In Self-Test Instructions (BIST)}

The ADSP-12065L does not support self-test functions.

\section*{Private Instructions}

Loading a value of 001 xx into the instruction register enables the private instructions reserved for emulation. The ADSP-21065L EZ-ICE \({ }^{\circledR}\) emulator uses the TAP and boundary scan to access the processor in the target system. The EZ-ICE emulator requires a target board connector for access to the TAP. For details, see "EZ-ICE Emulator" on page 12-36, in ADSP-21065L SHARC DSP User's Manual.

\section*{References}

Bleeker, Harry, P. van den Eijnden, \& F. de Jong. Boundary-Scan Test-A Practical Approach. Kluwer Academic Press, 1993.

Hewlett-Packard Co. HP Boundary-Scan Tutorial and BSDL Reference Guide. (HP part\# E1017-90001.) 1992.

IEEE Standard 1149.1-1990. Standard Test Access Port and Boundary-Scan Architecture. To order a copy, contact IEEE at 1-800-678-IEEE.

Maunder, C.M. \& R. Tulloss. Test Access Ports and Boundary Scan Architectures. IEEE Computer Society Press, 1991.

Parker, Kenneth. The Boundary Scan Handbook. Kluwer Academic Press, 1992.

\section*{References}

\section*{E CONTROL AND STATUS REGISTERS}

This appendix lists and describes the bit definitions for the processor's control and status registers.

Some of the control and status registers are located in the processor's core. These registers are called system registers.

The remaining control and status registers are located in the processor's I/O processor. These registers are called IOP registers.
(96) All control and status bits are active high unless otherwise noted. If a bit definition gives no default value, the bit is defined at reset or its value depends on processor inputs. Make sure your application software always writes zero (0) to all reserved bits.

\section*{System Registers}

\section*{System Registers}

System registers are a subset of the processor's universal register set.
Application software can write to them from an immediate field within an instruction, load them from or store them in data memory, and transfer them, in one cycle, to or from any other universal register.

The system registers are:
- ASTAT

Contains arithmetic status flags.
- IMASK

Contains the interrupt mask.
- IMASKP

Contains the interrupt mask pointer (for nested interrupts).
- IRPTL

Contains the interrupt latch.
- MODE1

Contains mode control bits for the DAGs, Register File registers, data formats, interrupts, and so on.
- MODE2

Contains mode control bits for the \(\mathrm{FLAG}_{3-0}, \mathrm{IRQ}_{2-0}\), programmable timers and I/O ports, interrupts, cache, and so on.
- STKY

Contains status bits for ALU operations, multiplier operations, DAG operations, and status stacks. Once set, these bits remain set until they are explicitly cleared.
- USTAT1

Contains thirty-two undefined status bits provided for use as low-overhead, general-purpose software flags or for temporarily storing data. Application software can use system register instructions to set and test the bits in this register.
- USTAT2

Contains thirty-two undefined status bits provided for use as low-overhead, general-purpose software flags or for temporarily storing data. Application software can use system register instructions to set and test the bits in this register.

Table E-1 lists the initialization values of the system registers after reset. All control and status bits are active high unless otherwise noted. Bit values shown are the default values after reset. If no value is shown, the bit is undefined at reset or its value depends on processor inputs. Make sure your application software always writes zeros (0) to reserved bits.

Table E-1. Initialization values of the system registers after reset
\begin{tabular}{|l|l|}
\hline Register & Initialization after reset \\
\hline \hline ASTAT \(^{1}\) & \(0 \times 00 \mathrm{nn} 0000\) \\
\hline IMASK & \(0 \times 0003\) \\
\hline IMASKP & \(0 \times 0000\) (cleared) \\
\hline IRPTL & \(0 \times 0000\) (cleared) \\
\hline
\end{tabular}

\section*{System Registers}

Table E-1. Initialization values of the system registers after reset (Cont'd)
\begin{tabular}{|l|l|}
\hline Register & Initialization after reset \\
\hline \hline MODE1 & \(0 \times 0000\) (cleared) \\
\hline MODE2 \(^{2}\) & \(0 \times n 0000000\) \\
\hline STKY & \(0 \times 540000\) \\
\hline USTAT1 & \(0 \times 0000\) (cleared) \\
\hline USTAT2 & \(0 \times 0000\) (cleared) \\
\hline
\end{tabular}
\({ }^{1}\) Bits 22:19 equal the values of the \(\mathrm{FLAG}_{3-0}\) inputs after reset. The flag pins become input pins after reset.
2 Bits 31:25 are the processor's ID and revision number.

\section*{Latencies-Effect and Read}

A write to any system register other than USTAT1 or USTAT2 incurs one cycle of latency before any changes take effect. This delay is called effect latency.

A read immediately following a write to a system register, except IMASKP, always reads the new value. For IMASKP, updating the contents with the new value requires an extra cycle. This delay is called read latency.

Table E-2 lists the effect latency and read latency for the ADSP-21065L system registers.

Table E-2. Read and effect latencies of the system registers
\begin{tabular}{|l|l|l|}
\hline Register & Read latency & Effect Latency \\
\hline \hline ASTAT & 0 & 1 \\
\hline IRPTL & 0 & 1 \\
\hline IMASK & 0 & 1 \\
\hline IMASKP & 1 & 1 \\
\hline MODE1 & 0 & 1 \\
\hline MODE2 & 0 & 1 \\
\hline STKY & 0 & 0 \\
\hline USTAT1 & 0 & 0 \\
\hline USTAT2 & 0 & 1 \\
\hline \hline
\end{tabular}
\(0=\) Write takes effect on the cycle immediately after the write instruction executes.
\(1=\) One cycle of latency.

\section*{System Register Bit Manipulation Instruction}

Application software can use the system register bit manipulation instruction to set, clear, toggle, or test specific bits in the system registers.

An immediate field in the bit manipulation instruction specifies the affected bits. For a detailed description of this instruction, see "Group IVMiscellaneous" in Appendix A, Instruction Set Reference.

\section*{System Registers}

For example:
```

BIT SET MODE2 0x00000070;
BIT TST ASTAT 0x00002000; {result in BTF flag}

```

Although both the Shifter and ALU have bit manipulation capabilities, these computations operate on Register File locations only.

System register bit manipulation instructions eliminate the overhead associated with transferring system registers to and from the Register File. Table E-3 lists these operations.

Table E-3. System register bit manipulation operations
\begin{tabular}{|l|l|}
\hline \begin{tabular}{l} 
Bit Instruction (System \\
Registers)
\end{tabular} & \begin{tabular}{l} 
Shifter Operation (Data \\
Register File)
\end{tabular} \\
\hline \hline BIT SET register data & Rn \(=\) BSET Rx BY Ry|data \\
\hline BIT CLR register data & Rn \(=\) BCLR Rx BY Ry|data \\
\hline BIT TGL register data & Rn \(=\) BTGL Rx BY Ry|data \\
\hline BIT TST register data & BTST RX BY Ry|data² \\
\hline BIT XOR register data & \\
\hline
\end{tabular}

1 Result stored in BTF flag (ASTAT).
2 Result stored in SZ status flag (ASTAT).

\section*{Bit Test Flag}

The Bit Test Flag (BTF), bit 18 in the ASTAT register, stores the result from the system register bit manipulation instruction's test and XOR operations:
- The test operation sets BTF if all specified bits in the system register are set.

\section*{Control and Status Registers}
- The XOR operation sets BTF if all bits in the system register match the specified bit pattern.

Application software can use the state of the BTF bit in conditional instructions accordingly.

\section*{ASTAT \\ Arithmetic Status Register}

The ASTAT register provides status information on the most recent ALU and Multiplier operations and stores the input values of the programmable I/O ports \(\mathrm{FLAG}_{3-0}\) only.

The processor bases comparisons for conditional instructions on this status information.

For details on using the ASTAT register, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 2, Computation Units
- Chapter 3, Program Sequencing
- Chapter 12, System Design

In this manual, see:
- Appendix A, Instruction Set Reference
- Appendix B, Compute Operation Reference

After reset, all bits in the ASTAT register, except 22:19 ( \(\mathrm{FLG}_{3-0}\) ), are initialized to 0 . The value of bits 22:19 correspond to the value of the \(\mathrm{FLAG}_{3-0}\) inputs.

Figure E-1 shows the default values of the ASTAT register bits.


Figure E-1. ASTAT register bits

\section*{System Registers}

Table E-4 lists and describes the individual bits of the ASTAT register.
Table E-4. ASTAT register
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 0 & AZ & ALU result zero or floating-point underflow \\
\hline 1 & AV & ALU overflow \\
\hline 2 & AN & ALU result negative \\
\hline 3 & AC & ALU fixed-point carry \\
\hline 4 & AS & ALU X-input sign (ABS and MANT operations) \\
\hline 5 & AI & ALU floating-point invalid operation \\
\hline 6 & MN & Multiplier result negative \\
\hline 7 & MV & Multiplier overflow \\
\hline 8 & MU & Multiplier floating-point underflow \\
\hline 9 & MI & Multiplier floating-point invalid operation \\
\hline 10 & AF & ALU floating-point operation \\
\hline 11 & SV & Shifter overflow \\
\hline 12 & SZ & Shifter result zero \\
\hline 13 & SS & Shifter input sign \\
\hline 14-17 & \multicolumn{2}{|l|}{Reserved} \\
\hline 18 & BTF & Bit test flag for system registers \\
\hline 19 & FLGO & FLAGO value \\
\hline 20 & FLG1 & FLAGI value \\
\hline
\end{tabular}

\section*{Control and Status Registers}

Table E-4. ASTAT register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 21 & FLG2 & FLAG2 value \\
\hline 22 & FLG3 & FLAG3 value \\
\hline 23 & Reserved & \\
\hline \(24-31\) & CACC & Compare accumulation shift register \\
\hline
\end{tabular}

\section*{IMASK and IRPTL Interrupt Mask and Latch Registers}

The IMASK and IRPTL registers have identical bit positions 0 through 31 that correspond to the ADSP-21065L interrupts in order of priority from highest to lowest.

For details on using the IMASK and IRPTL registers, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 2, Computation Units
- Chapter 3, Program Sequencing
- Chapter 4, Data Addressing
- Chapter 5, Memory
- Chapter 6, DMA
- Chapter 7, Multiprocessing
- Chapter 8, Host Interface

In this manual, see Appendix A, Instruction Set Reference.
After reset, the IRPTL register is initialized to \(0 \times 00000000\), and the IMASK register is initialized to \(0 \times 00000003\). Figure E-2 shows the default values of the IMASK register bits only, with bit values: \(0=\) bit masked (disabled), and \(1=\) bit unmasked (enabled).


Figure E-2. IMASK and IRPTL register bits
Vector addresses of individual bits in Table E-5 are the offsets from \(0 \times 00008000\), the base address of the interrupt vector table in internal

\section*{System Registers}
memory. The base address of the interrupt vector table in external memory is \(0 \times 00020000\).

Table E-5 lists and describes the individual bits of the IMASK and IRPTL registers.

Table E-5. IMASK and IRPTL registers
\begin{tabular}{|c|c|c|c|}
\hline Bit & Vector address & Name & Description \\
\hline 0 & \(0 \times 00\) & \multicolumn{2}{|l|}{Reserved} \\
\hline 1 & \(0 \times 04\) & RSTI & Reset (read only, nonmaskable) \\
\hline 2 & \(0 \times 08\) & \multicolumn{2}{|l|}{Reserved} \\
\hline 3 & Ox0C & SOVFI & Status stack or loop stack overflow or PC stack full \\
\hline 4 & \(0 \times 10\) & TMZHI & Timer-0 (high priority option) \\
\hline 5 & \(0 \times 14\) & VIRPTI & Vector interrupt \\
\hline 6 & \(0 \times 18\) & I RQ2 I & \(\overline{\overline{I R Q 2}}\) asserted \\
\hline 7 & \(0 \times 1 \mathrm{C}\) & I RQ1 I & \(\overline{\text { IRQ1 asserted }}\) \\
\hline 8 & \(0 \times 20\) & I RQ0 I & \(\overline{\text { IRQO }}\) asserted \\
\hline 9 & \(0 \times 24\) & \multicolumn{2}{|l|}{Reserved} \\
\hline 10 & \(0 \times 28\) & SPROI & DMA channel 0/1; SPORTO receive A\&B \\
\hline 11 & 0×2C & SPR1 I & DMA channel 2/3; SPORT1 receive A\&B \\
\hline 12 & \(0 \times 30\) & SPT0I & DMA channel 4/5; SPORTO transmit A\&B \\
\hline
\end{tabular}

Table E-5. IMASK and IRPTL registers (Cont'd)
\begin{tabular}{|c|c|c|c|}
\hline Bit & Vector address & Name & Description \\
\hline 13 & \(0 \times 34\) & SPT1I & DMA channel 6/7; SPORT1 transmit A\&B \\
\hline 14-15 & \(0 \times 38-0 \times 3 C\) & \multicolumn{2}{|l|}{Reserved} \\
\hline 16 & \(0 \times 40\) & EPOI & DMA chn 8; external port buffer 0 \\
\hline 17 & \(0 \times 44\) & EP1I & DMA chn 9; external port buffer 1 \\
\hline 18-20 & \(0 \times 48-0 \times 50\) & \multicolumn{2}{|l|}{Reserved} \\
\hline 21 & \(0 \times 54\) & CB7 I & Circular buffer 7 overflow \\
\hline 22 & \(0 \times 58\) & CB15I & Circular buffer 15 overflow \\
\hline 23 & 0×5C & TMZLI & Timer-0 (low priority option) \\
\hline 24 & \(0 \times 60\) & FIXI & Fixed-point overflow \\
\hline 25 & \(0 \times 64\) & FLTOI & Floating-point overflow exception \\
\hline 26 & \(0 \times 68\) & FLTUI & Floating-point underflow exception \\
\hline 27 & \(0 \times 6 \mathrm{C}\) & FLTII & FLoating-point invalid exception \\
\hline 28 & \(0 \times 70\) & SFTOI & User software interrupt 0 \\
\hline 29 & \(0 \times 74\) & SFT1I & User software interrupt 1 \\
\hline 30 & \(0 \times 78\) & SFT2 I & User software interrupt 2 \\
\hline 31 & \(0 \times 7 \mathrm{C}\) & SFT3I & User software interrupt 3 \\
\hline
\end{tabular}

\section*{System Registers}

\section*{MODE1 Register}

The MODE1 register provides control of ALU and Multiplier fixed- and floating-point operations, interrupt nesting, and DAGx operation.

For details on using the MODE1 register, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 2, Computation Units
- Chapter 3, Program Sequencing
- Chapter 4, Data Addressing
- Chapter 5, Memory

In this manual, see Appendix A, Instruction Set Reference.
After reset, the MODE1 register is initialized to \(0 \times 00000000\) as shown in Figure E-3.

\section*{Control and Status Registers}


Figure E-3. MODE1 register bits

\section*{System Registers}

Application software can use the Shifter and ALU instructions on Register File locations or the System Register Bit Manipulation instruction on system registers to set individual bits. See Table E-3 on page E-6.

Table E-6 lists and describes the individual bits of the MODE1 register.
Table E-6. MODE1 register
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 0 & BR8 & \begin{tabular}{l} 
Bit reversing for I8 (DAG2). \\
\(0=\) disable \\
\(1=\) enable
\end{tabular} \\
\hline 1 & BR0 & \begin{tabular}{l} 
Bit reversing for I0 (DAG1). \\
\(0=\) disable \\
\(1=\) enable
\end{tabular} \\
\hline 2 & SRD1H & \begin{tabular}{l} 
Alternate register select for computation \\
units. \\
\(0=\) enable as primary \\
\(1=\) enable as alternate
\end{tabular} \\
\hline 3 & \begin{tabular}{l}
\(0=\) enable as primary \\
\(1=\) enable as alternate
\end{tabular} \\
\hline 4 & SRD1L & \begin{tabular}{l} 
DAG1 alternate register select (3-0). \\
\(0=\) enable as primary \\
\(1=\) enable as alternate
\end{tabular} \\
\hline 5 & SRD2H & \begin{tabular}{l} 
DAG2 alternate register select (15-12). \\
\(0=\) enable as primary \\
\(1=\) enable as alternate
\end{tabular} \\
\hline
\end{tabular}

Table E-6. MODE1 register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 6 & SRD2L & ```
DAG2 alternate register select (11-8).
0 = enable as primary
1 = enable as alternate
``` \\
\hline 7 & SRRFH & ```
Register file alternate select for R15-R8.
0 = enable as primary
1 = enable as alternate
``` \\
\hline 8-9 & \multicolumn{2}{|l|}{Reserved} \\
\hline 10 & SRRFL & ```
Register file alternate select for R7-R0.
O = enable as primary
1 = enable as alternate
``` \\
\hline 11 & NESTM & Interrupt nesting enable.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
\hline 12 & IRPTEN & ```
Global interrupt enable.
0 = disable
1 = enable
``` \\
\hline 13 & ALUSAT & ALU saturation enable (full scale in fixed-point).
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
\hline 14 & SSE \({ }^{1}\) & Short word, sign extension enable.
\[
\begin{aligned}
0 & =\text { disable } \\
1 & =\text { enable }
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{System Registers}

Table E-6. MODE1 register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 15 & TRUNC & \begin{tabular}{l} 
Floating-point data rounding enable. \\
\(0=\) round to nearest \\
\(1=\) truncate
\end{tabular} \\
\hline 16 & RND32 & \begin{tabular}{l} 
Floating-point data rounding length. \\
\(0=\) round to 40 bits \\
\(1=\) round to 32 bits
\end{tabular} \\
\hline \(17-18\) & CSEL & \begin{tabular}{l} 
Condition code select. \\
\(00=\) bus master condition 2
\end{tabular} \\
\hline \(19-31\) & Reserved
\end{tabular}

1 Does not apply to PX register writes.
2 The bus master condition (BM) indicates whether the ADSP-21065L is the current bus master in a multiprocessor system. To enable this condition, both bits 17 and 18 must be zero ( 0 ); otherwise the condition always evaluates false.

\section*{Control and Status Registers}

\section*{MODE2 Register}

The MODE2 register provides control of the programmable I/O ports FLAG \(_{3-0}\) only, the programmable timers and their interrupts, interrupt request sensitivity, and the instruction cache.

For details on using the MODE2 register, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 3, Program Sequencing
- Chapter 7, Multiprocessing
- Chapter 11, Programmable Timers and I/O Ports
- Chapter 12, System Design

In this manual, see Appendix A, Instruction Set Reference.
After reset, all bits of the MODE2 register, except bits 31:25, are initialized to 0 as shown in Figure E-4. Bits 31:25 are the processor's ID and revision number.

\section*{System Registers}


Figure E-4. MODE2 register bits
Application software can use the Shifter and ALU instructions on Register File locations or the System Register Bit Manipulation instruction on system registers to set individual bits. See Table E-3 on page E-6.

Table E-7 lists and describes the individual bits of the MODE2 register.
Table E-7. MODE2 register
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 0 & I RQ0E & ```
\overline{IRQO}}\mathrm{ sensitivity.
0= level-sensitive
1= edge-sensitive
``` \\
\hline 1 & I RQ1E & \[
\begin{aligned}
& \overline{\text { IRQ1 }} \text { sensitivity. } \\
& 0=\text { level-sensitive } \\
& 1=\text { edge-sensitive }
\end{aligned}
\] \\
\hline 2 & I RQ2E & \[
\begin{aligned}
& \overline{\text { IRQ2 }} \text { sensitivity. } \\
& 0=\text { level-sensitive } \\
& 1=\text { edge-sensitive }
\end{aligned}
\] \\
\hline 3 & PERIOD_CNTO & \begin{tabular}{l}
Timer 0 period count enable (pulse counter mode only). \\
\(0=\) enable width count \\
\(1=\) enable period count
\end{tabular} \\
\hline 4 & CADIS & Cache disable.
\[
\begin{aligned}
& 0=\text { enable } \\
& 1=\text { disable }
\end{aligned}
\] \\
\hline 5 & TIMENO & Timer 0 enable.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{System Registers}

Table E-7. MODE2 register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 6 & BUSLK & External bus lock (multiprocessor systems).
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
\hline 7 & PWMOUT0 & ```
Timer 0 mode control.
0= enable pulse counter mode (PWM_EVENT
    pin is input)
1= enable pulsewidth generation mode
        (PWM_EVNT pin is output)
``` \\
\hline 8 & INT_HIO & ```
Timer 0 interrupt vector location.
For interrupt status values, see Table E-8
on page E-26
``` \\
\hline 9 & PULSE_HIO & Timer 0 leading edge select (pulse width counter mode only).
\[
\begin{aligned}
& 0=\text { low to high transition } \\
& 1=\text { high to low transition }
\end{aligned}
\] \\
\hline 10 & PERIOD_CNT1 & Timerl period count enable (pulse counter mode only).
\[
\begin{aligned}
& 0=\text { enable width count capture } \\
& 1=\text { enable period count capture }
\end{aligned}
\] \\
\hline 11 & TIMEN1 & Timer 1 enable.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
\hline
\end{tabular}

Table E-7. MODE2 register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 12 & PWMOUT1 & ```
Timer 1 mode control.
0= enable pulse counter mode (PWM_EVENT
    pin is input)
1= enable pulsewidth generation mode
        (PWM_EVNT pin is output)
``` \\
\hline 13 & INT_HII & ```
Timer 1 interrupt vector location.
For interrupt status values, see Table E-8
on page E-26
``` \\
\hline 14 & PULSE_HII & \begin{tabular}{l}
Timer 1 leading edge select (pulse width counter mode only). \\
\(0=\) low to high transition \\
1= high to low transition
\end{tabular} \\
\hline 15 & FLGOO & \begin{tabular}{l}
FLAGO status. \\
\(0=\) input \\
\(1=\) output
\end{tabular} \\
\hline 16 & FLG10 & \[
\begin{aligned}
& \text { FLAG1 status. } \\
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline 17 & FLG20 & \[
\begin{aligned}
& \text { FLAG2 status. } \\
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline 18 & FLG30 & \[
\begin{aligned}
& \text { FLAG3 status. } \\
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{System Registers}

Table E-7. MODE2 register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 19 & CAFRZ & \begin{tabular}{l} 
Cache freeze. \\
\(0=\) update cache \\
\(1=\) freeze cache
\end{tabular} \\
\hline 20-24 & Reserved \\
\hline 25-31 & \begin{tabular}{l} 
Processor ID and revision number. \\
\(\left(\begin{array}{l}\text { read-on1y) } \\
\text { Processor ID in bits 31:30 and 27:25. } \\
\text { ADSP-21065L ID=11001. } \\
\text { Revision number in bits 29:28. }\end{array}\right.\) \\
\hline
\end{tabular} \\
\hline
\end{tabular}

Table E-8. Timer interrupt status
\begin{tabular}{|l|l|l|}
\hline INT_HIO & INT_HI1 & IRPTL Status \\
\hline \hline 0 & 0 & Both timers latch to TMZLI \\
\hline 1 & 0 & \begin{tabular}{l} 
Timer 1 latches to TMZLI; timer 0 \\
latches to TMZHI
\end{tabular} \\
\hline 0 & 1 & \begin{tabular}{l} 
Timer 1 latches to TMZHI; timer 0 \\
latches to TMZLI
\end{tabular} \\
\hline 1 & 1 & Both timers latch to TMZHI \\
\hline \hline \begin{tabular}{l} 
TMZLI \(=\) IRPTL register bit 23 \\
TMZHI \(=\) IRPTL register bit 4
\end{tabular} \\
\hline
\end{tabular}

\section*{Control and Status Registers}

\section*{Sticky Status Register (STKY)}

The STKY register provides status information on ALU, Multiplier, DAGx, and status stack exceptions.

For details on using the STKY register, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 2, Computation Units
- Chapter 3, Program Sequencing
- Chapter 4, Data Addressing
- Chapter 11, Programmable Timers and I/O Ports

In this manual, see Appendix A, Instruction Set Reference.
After reset, the STKY register is initialized to \(0 \times 05400000\) as shown in Figure E-5.


Figure E-5. STKY register bits

All STKY register bits, are sticky, except 21, 22, 24, and 26, which are read-only (see Chapter 3, Program Sequencing, in ADSP-21065L SHARC DSP User's Manual). A sticky bit remains set until explicitly cleared.

Application software can use the Shifter and ALU instructions on Register File locations or the System Register Bit Manipulation instruction on system registers to set individual bits. See Figure E-3 on page E-6. However, since bits 21:26 are read-only, writes to the STKY register have no effect on them.

Table E-9 lists and describes the individual bits of the STKY register.
Table E-9. STKY register
\begin{tabular}{|l|l|l|}
\hline Bit & Bit Name & Description \\
\hline \hline 0 & AUS & ALU floating-point underflow \\
\hline 1 & AVS & ALU floating-point overflow \\
\hline 2 & AOS & ALU fixed-point overflow \\
\hline \(3-4\) & Reserved \\
\hline 5 & AIS & ALU floating-point invalid operation \\
\hline 6 & MOS & Multiplier fixed-point overflow \\
\hline 7 & MUS & Multiplier fixed-point overflow \\
\hline 8 & MIS & \begin{tabular}{l} 
Multiplier floating-point invalid opera- \\
tion
\end{tabular} \\
\hline 9 & Reserved & \multicolumn{2}{|l|}{} \\
\hline \(10-11\) & PULSE_CAP0 & Timer 0 pulse captured bit. \\
\hline 12 &
\end{tabular}

\section*{System Registers}

Table E-9. STKY register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Bit Name & Description \\
\hline 13 & \[
\begin{aligned}
& \text { CNT_EXPO / } \\
& \text { CNT_OVFO }
\end{aligned}
\] & Timer 0 counter expired or counter overflowed \\
\hline 14 & PULSE_CAP1 & Timer 1 pulse captured bit \\
\hline 15 & \[
\begin{aligned}
& \text { CNT_EXP / } \\
& \text { CNT_OVF1 }
\end{aligned}
\] & Timer 1 counter expired or counter overflowed \\
\hline 16 & Reserved & \\
\hline 17 & CB7S & DAG1 circular buffer 7 overflow \\
\hline 18 & CB15S & DAG2 circular buffer 15 overflow \\
\hline 19-20 & Reserved & \\
\hline 21 & PCFL & PC stack full (nonsticky) \\
\hline 22 & PCEM & PC stack empty (nonsticky) \\
\hline 23 & SSOV & Status stack overflow (MODE1 and ASTAT) \\
\hline 24 & SSEM & Status stack empty (nonsticky) \\
\hline 25 & LSOV & Loop stack overflow (loop address and loop counter) \\
\hline 26 & LSEM & Loop stack empty (nonsticky) \\
\hline 27-31 & \multicolumn{2}{|l|}{Reserved} \\
\hline
\end{tabular}

\section*{Control and Status Registers}

\section*{IOP Registers}

The IOP registers are a separate set of control and data registers that are memory-mapped into the processor's internal memory.

Application software use the IOP registers to configure system-level functions, including serial port I/O, DMA transfers, programmable timers, general-purpose I/O ports, vector interrupts, and the SDRAM interface. The processor's on-chip I/O processor handles I/O operations independently of and transparently to the processor's core.

To program the IOP registers, application software must write to the appropriate address in memory. Code executing in the processor's core or on an external device, such as a host processor or another ADSP-21065L, can program the IOP registers.

Application software can use the symbolic names of the registers or individual bits. The file def21065L.h, provided in the INCLUDE directory of the ADSP-21000 Family Development Software, contains the 非define definitions for these symbols. Listing E. 6 on page E-116 lists the contents of the def21065L.h file.

\section*{IOP Registers Summary}

Tables E-10, E-11, E-12, and E-13 on page E-32 through page E-35 list the IOP registers (by functional group) that configure processor and system control, DMA operations, and serial port operations. Table E-15 on page E-43 shows the memory-mapped address, functional group, and reset initialization value of each IOP register.

Any external device, either another ADSP-21065L or a host processor, that is bus master can access the memory-mapped IOP registers. This enables, for example, an external device to set up a DMA transfer to the processor's internal memory without the processor's intervention.

\section*{IOP Registers}

A conflict occurs when both the processor and an external bus master try to access the same IOP register group at the same time. In this case, the external device always has priority, forcing the processor to wait until the external device has completed its access. Table E-15 on page E-43 shows the different IOP register groups.

For easy access to the most important registers, the IOP registers are arranged so that a host processor (or other bus master) can read or write to the smallest amount of memory. The host needs to control only a small number of address lines to access a set of 16,32 , or 64 IOP registers, including SYSCON, SYSTAT, VIRPT, WAIT, MSGR \(7-0\), and one or two full DMA channels.

Table E-10. System control (SC) IOP registers
\begin{tabular}{|l|l|l|}
\hline Register & Width & Description \\
\hline \hline SYSCON & 32 & System configuration register \\
\hline SYSTAT & 32 & System status register \\
\hline DMASTAT & 32 & DMA status register \\
\hline WAIT & 32 & Memory wait state configuration register \\
\hline VIRPT & 32 & Mu1tiprocessor vector interrupt register \\
\hline MSGR0 & 32 & Message register 0 \\
\hline MSGR1 & 32 & Message register 1 \\
\hline MSGR2 & 32 & Message register 2 \\
\hline MSGR3 & 32 & Message register 3 \\
\hline MSGR4 & 32 & Message register 4 \\
\hline MSGR5 & 32 & Message register 5 \\
\hline
\end{tabular}

Table E-10. System control (SC) IOP registers (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Register & Width & Description \\
\hline \hline MSGR6 & 32 & Message register 6 \\
\hline MSGR7 & 32 & Message register 7 \\
\hline BMAX & 32 & Bus timeout maximum \\
\hline BCNT & 16 & Bus timeout counter \\
\hline SDRDIV & 32 & SDRAM refresh counter \\
\hline IOCTL & 32 & SDRAM and general-purpose I/0 port control \\
\hline IOSTAT & 32 & General-purpose I/0 port status \\
\hline TPERIOD0 & 32 & Timer 0 count period \\
\hline TPWIDTH0 & 32 & Timer 0 pulse width \\
\hline TCOUNT0 & 32 & Timer 0 counter \\
\hline TPERIOD1 & 32 & Timer 1 count period \\
\hline TPWIDTH1 & 32 & Timer 1 pulse width \\
\hline TCOUNT1 & 32 & Timer 1 counter \\
\hline
\end{tabular}

Table E-11. DMA address (DA) IOP registers
\begin{tabular}{|l|l|l|}
\hline Register & Width & Description \\
\hline \hline \begin{tabular}{l} 
IIROA, IMROA, \\
CROA, CPROA, \\
GPROA
\end{tabular} & \(16-18\) & \begin{tabular}{l} 
DMA channel 0 parameter registers \\
(SPORTO receive; A data)
\end{tabular} \\
\hline
\end{tabular}

Table E-11. DMA address (DA) IOP registers (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Register & Width & Description \\
\hline IIROB, IMROB, CROB, CPROB, GPROB & 16-18 & DMA channel 1 parameter registers (SPORTO receive; B data) \\
\hline IIR1A, IMR1A, CR1A, CPR1A, GPR1A & 16-18 & DMA channel 2 parameter registers (SPORT1 receive; A data) \\
\hline IIR1B, IMR1B, CR1B, CPR1B, GPR1B & 16-18 & DMA channel 3 parameter registers (SPORT1 receive; B data) \\
\hline IITOA, IMTOA, CTOA, CPTOA, GPTOA & 16-18 & DMA channel 4 parameter registers (SPORTO transmit; A data) \\
\hline IITOB, IMTOB, CTOB, CPTOB, GPTOB & 16-18 & DMA channel 5 parameter registers (SPORTO transmit; B data) \\
\hline IIT1A, IMT1A, CT1A, CPT1A, GPT1A & 16-32 & DMA channel 6 parameter registers (SPORT1 transmit; A data) \\
\hline IIT1B, IMT1B, CT1B, CPT1B, GPT1B & 16-32 & DMA channel 7 parameter registers (SPORT1 transmit; B data) \\
\hline \[
\begin{aligned}
& \text { IIEPO, IMEPO, } \\
& \text { CEPO, CPEPO, } \\
& \text { GPEPO, EIEPO, } \\
& \text { EMEPO, ECEPO }
\end{aligned}
\] & 16-32 & DMA channel 8 parameter registers (external port buffer 0) \\
\hline \[
\begin{aligned}
& \text { IIEP1, IMEP1, } \\
& \text { CEP1, CPEP1, } \\
& \text { GPEP1, EIEP1, } \\
& \text { EMEP1, ECEP1 }
\end{aligned}
\] & 16-32 & DMA channel 9 parameter registers (external port buffer 1) \\
\hline
\end{tabular}

Table E-12. DMA buffer (DB) IOP registers
\begin{tabular}{|l|l|l|}
\hline Register & Width & Description \\
\hline \hline EPB0 & 48 & External port FIF0 buffer 0 \\
\hline EPB1 & 48 & External port FIF0 buffer 1 \\
\hline DMAC0 & 16 & \begin{tabular}{l} 
DMA channe1 8 control register or \\
external port buffer 0
\end{tabular} \\
\hline DMAC1 & 16 & \begin{tabular}{l} 
DMA channe1 9 control register or \\
external port buffer 1
\end{tabular} \\
\hline
\end{tabular}

Table E-13. Serial port (SP) IOP registers
\begin{tabular}{|c|c|c|}
\hline Register & Width & Description \\
\hline STCTLO & 32 & SPORTO transmit control register \\
\hline SRCTLO & 32 & SPORTO receive control register \\
\hline TXO_A & 32 & SPORTO transmit data buffer A \\
\hline RXO_A & 32 & SPORTO receive data buffer A \\
\hline TDIV0 & 32 & SPORTO transmit divisors \\
\hline RDIV0 & 32 & SPORTO receive divisors \\
\hline MTCSO & 32 & SPORTO multichannel transmit selector \\
\hline MRCSO & 32 & SPORTO multichannel receive selector \\
\hline MTCCSO & 32 & SPORTO multichannel transmit compand selector \\
\hline MRCCSO & 32 & SPORTO multichannel receive compand selector \\
\hline
\end{tabular}

Table E-13. Serial port (SP) IOP registers (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Register & Width & Description \\
\hline KEYWDO & 32 & SPORTO receive comparison \\
\hline KEYMASKO & 32 & SPORTO receive comparison mask \\
\hline TXO_B & 32 & SPORTO transmit data buffer B \\
\hline RXO_B & 32 & SPORTO receive data buffer B \\
\hline STCTL1 & 32 & SPORT1 transmit control register \\
\hline SRCTL1 & 32 & SPORT1 receive control register \\
\hline TX1_A & 32 & SPORT1 transmit data buffer A \\
\hline RX1_A & 32 & SPORT1 receive data buffer A \\
\hline TDIV1 & 32 & SPORT1 transmit divisors \\
\hline RD I V1 & 32 & SPORT1 receive divisors \\
\hline MTCS1 & 32 & SPORT1 multichannel transmit selector \\
\hline MRCS1 & 32 & SPORT1 multichannel receive selector \\
\hline MTCCS 1 & 32 & SPORT1 multichannel transmit compand selector \\
\hline MRCCS 1 & 32 & SPORT1 multichannel receive compand selector \\
\hline KEYWD1 & 32 & SPORT1 receive comparison \\
\hline KEYMASK1 & 32 & SPORT1 receive comparison mask \\
\hline
\end{tabular}

Table E-13. Serial port (SP) IOP registers (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Register & Width & Description \\
\hline \hline TX1_B & 32 & SPORT1 transmit data buffer B \\
\hline RX1_B & 32 & SPORT1 receive data buffer B \\
\hline
\end{tabular}

This section lists and defines the individual bits in the following IOP registers:
- BCNT

Bus timeout counter register.
- BMAX

Bus timeout maximum register.
- \(\mathrm{DMAC}_{1-0}\)

External port DMA control register for DMA channels 8 and 9 .
- DMASTAT

DMA channel status register. Contains the status bits for each DMA channel.
- IOCTL

SDRAM and programmable I/O port (for FLAG \(_{11-4}\) ) control register.
- IOSTAT

Programmable I/O port status register for \(\mathrm{FLAG}_{11-4}\).

\section*{IOP Registers}
- KEYMASK \(_{1-0}\)

Key word mask registers for serial ports 0 and 1.
- KEYWD \({ }_{1-0}\)

Key word registers for serial ports 0 and 1 .
- MRCCS \(_{1-0}\)

Multichannel receive companding control registers for serial ports 0 and 1.
- MRCS \(_{1-0}\)

Multichannel receive control registers for serial ports 0 and 1 .
- MSG \(_{7-0}\)

Message registers.
- MTCCS \(_{1-0}\)

Multichannel transmit companding control registers for serial ports 0 and 1.
- MTCS \(_{1-0}\)

Multichannel transmit control registers for serial ports 0 and 1 .
- RDIV \(_{1-0}\)

Receive clock divisor registers for serial ports 0 and 1.
- SDRDIV

SDRAM refresh counter register.

\section*{Control and Status Registers}
- SRCTL \(_{1-0}\)

Receive control registers for serial ports 0 and 1 .
- STCTL \(_{1-0}\)

Transmit control registers for serial ports 0 and 1 .
- SYSCON

System control register.
- SYSTAT

System status register.
- TCOUNT \({ }_{1-0}\)

Counter register for timers 0 and 1.
- TDIV \(_{1-0}\)

Transmit clock divisor registers for serial ports 0 and 1 .
- TPERIOD \({ }_{1-0}\)

Timer count period registers for timers 0 and 1 .
- TPWIDTH \({ }_{1-0}\)

Timer counter output pulse width registers for timers 0 and 1 .
- VIRPT

Vector interrupt register.
- WAIT

External memory wait state register

\section*{IOP Registers}

Table E-14 lists the initialization values of the major IOP registers after reset. All control and status bits are active high unless otherwise noted. Bit values shown are the default values after reset. If no value is shown, the bit is undefined at reset, or its value depends on processor inputs. Make sure your application software always writes zeros (0) to reserved bits.

Table E-14. Initialization values of the IOP registers after reset
\begin{tabular}{|l|l|}
\hline Register & Initialization after reset \\
\hline \hline DMACX & \(0 \times 00000000\) \\
\hline DMASTAT & \(0 \times n n n n\) nnnn (not initialized) \\
\hline IOCTL & \(0 \times 00000000\) \\
\hline IOSTAT & \(0 \times 00000000\) \\
\hline RDIVX/TDIVX & \(0 \times n n n n\) nnnn (not initialized) \\
\hline SRCTLX & \(0 \times 00000000\) \\
\hline STCTLX & \(0 \times 00000000\) \\
\hline SYSCON & \(0 \times 00000020\) \\
\hline SYSTAT & \(0 \times 20006 B 5 A\) \\
\hline WAIT & \\
\hline
\end{tabular}

1 Bits 11:4 depend on the value of the \(\mathrm{ID}_{1-0}\) inputs.

\section*{IOP Register Access Restrictions}

Because the IOP registers are memory-mapped, you cannot write to them directly with data from memory. Instead, you must write data from or read data to the processor's core registers, usually one of the Register File's

\section*{Control and Status Registers}
general-purpose registers (R15-R0). External devices, usually another ADSP-21065L or a host, can also write or read the IOP registers.

You cannot perform an internal DMA transfer to any of the processor's IOP registers. DMA transfers occur through the IOP register's DMA buffers only. These transfers are directly controlled by the processor's DMA controller, however, not with addresses generated over the I/O address bus. During DMA transfers, the DMA controller writes or reads the DMA buffer registers to internal memory over the I/O data bus. The DMA buffer registers include EPB0, EPB1 (external port data buffers 0 and 1) and TX0_x, RX0_x, TX1_x, and RX1_x (serial port data buffers).

\section*{IOP Register Group Access Contention}

The processor has four separate on-chip buses that can access the mem-ory-mapped IOP registers independently:
- PM bus

The PMD bus connects the processor's core registers to its IOP registers, memory, and the external port data buffers.
- DM bus

The DMD bus connects the processor's core registers to its IOP registers, memory, and the external port data buffers.
- I/O bus

The I/O bus connects the external port's data buffers to memory and to the on-chip I/O processor. The I/O bus carries data transferring to or from the IOP register's DMA buffers.
- External port bus

The external port bus connects the off-chip DATA \(_{32-0}\) bus to all on-chip buses.

\section*{IOP Registers}

Each of these buses can attempt to read or write an IOP register at any time. Contention occurs when more than one bus attempts to access the same group of IOP registers at the same time (see Table E-15 on page E-43). However, both the I/O bus and the external port bus can access the IOP register's DMA buffers simultaneously, enabling DMA transfers to internal memory to occur at the processor's full speed.

The processor resolves IOP register group access conflicts on a fixed priority basis:
- External port \(\leftarrow\) OP register accesses
- PM/DM bus \(\leftarrow \mathrm{HP}\) register accesses
- I/O bus \(\leftarrow \mathrm{OP}\) register accesses

1st priority
2nd priority
3rd priority

The bus with the highest priority gains access to the IOP registers first, and the processor's core or its I/O processor generates extra cycles to hold off any lower priority accesses. If the DMA controller has granted a DMA I/O access, it completes that access before the processor grants an access from another bus.

The external port DMA data buffers (EPB0 and EPB1) are six-word deep FIFOs. An input to the buffers can occur in the same cycle as an output. The external port bus has separate and independent access to these buffers. Contention occurs when the PM bus, the DM bus, and/or the I/O bus try to access the data buffers at the same time. In this case the I/O bus access has first priority, but the processor holds off subsequent I/O bus accesses until the PM and/or DM bus accesses finish.

\section*{IOP Register Write Latencies}

The processor completes internal writes to the IOP register at the end of the cycle in which they occur. Therefore, the IOP register reads back the newly written value on the very next cycle.

\section*{Control and Status Registers}

Not all writes, however, take effect in the next cycle. Most control and mode bits take effect in the second cycle after completion of the write. The external port packing control bits and buffer flush bits, however, take effect in the third cycle after completion of the write.

Accesses by the external port and the processor's core may conflict if they attempt to access the same IOP register group. In this case, the processor delays the core's access until all external port accesses have finished.

Table E-15. IOP register addresses, reset values, and groups
\begin{tabular}{|l|l|l|l|l|}
\hline Register & Address & \begin{tabular}{l} 
Reset \\
Value
\end{tabular} & Group & Description \\
\hline \hline SYSCON & \(0 \times 0000\) & \(0 \times 00000020\) & SC & System configuration \\
\hline VIRPT & \(0 \times 0001\) & \(0 \times 00008014\) & SC & \begin{tabular}{l} 
Vector interrupt \\
table
\end{tabular} \\
\hline WAIT & \(0 \times 0002\) & \(0 \times 21\) AD 6B5A & SC & \begin{tabular}{l} 
External memory wait \\
state
\end{tabular} \\
\hline SYSTAT & \(0 \times 0003\) & \(0 \times 0000\) 0nn0 & SC & \begin{tabular}{l} 
System status
\end{tabular} \\
\hline EPB0 & \(0 \times 0004\) & NI & DB & \begin{tabular}{l} 
External port DMA \\
FIF0 buffer 0
\end{tabular} \\
\hline EPB1 & \(0 \times 0005\) & NI & DB & \begin{tabular}{l} 
External port DMA \\
FIF0 buffer 1
\end{tabular} \\
\hline Reserved \(0 \times 0006-0 \times 0007\) & SC & Message register 0 \\
\hline MSGR0 & \(0 \times 0008\) & NI & SC & Message register 1 \\
\hline MSGR1 & \(0 \times 0009\) & NI &
\end{tabular}
```

Groups: DA = DMA Address register; DB = DMA Buffer; SC =System
Control; SP = Serial Port
NI = Not Initialized

```

Table E-15. IOP register addresses, reset values, and groups (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Register & Address & Reset Value & Group & Description \\
\hline MSGR2 & \(0 \times 000 \mathrm{~A}\) & N I & SC & Message register 2 \\
\hline MSGR3 & 0x000B & N I & SC & Message register 3 \\
\hline MSGR4 & 0x000C & N I & SC & Message register 4 \\
\hline MSGR5 & 0x000D & N I & SC & Message register 5 \\
\hline MSGR6 & 0x000E & N I & SC & Message register 6 \\
\hline MSGR7 & \(0 \times 000 \mathrm{~F}\) & N I & SC & Message register 7 \\
\hline \multicolumn{5}{|l|}{Reserved 0×0010-0x0017} \\
\hline BMAX & \(0 \times 0018\) & \(0 \times 00000000\) & SC & Bus timeout maximum \\
\hline BCNT & \(0 \times 0019\) & \(0 \times 00000000\) & SC & BUs timeout counter \\
\hline \multicolumn{5}{|l|}{Reserved 0x001A-0x001B} \\
\hline DMACO & 0x001C & \(0 \times 00000000\) & DB & DMA chn 8 control register (Ext. port buffer 0) \\
\hline DMAC1 & 0x001D & \(0 \times 00000000\) & DB & DMA chn 9 control register (Ext. port buffer 1) \\
\hline \multicolumn{5}{|l|}{Reserved 0x001E-0x001F} \\
\hline SDRDIV & 0x0020 & N I & SC & SDRAM refresh counter \\
\hline \multicolumn{5}{|l|}{```
Groups: DA = DMA Address register; DB = DMA Buffer; SC =System
                Control; SP = Serial Port
NI = Not Initialized
```} \\
\hline
\end{tabular}

Table E-15. IOP register addresses, reset values, and groups (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Register & Address & \begin{tabular}{l}
Reset \\
Value
\end{tabular} & Group & Description \\
\hline \multicolumn{5}{|l|}{Reserved 0x0021-0x0027} \\
\hline TPERIODO & \(0 \times 0028\) & N I & SC & Timer 0 count period \\
\hline TPWIDTH0 & \(0 \times 0029\) & N I & SC & Timer 0 output pulse width \\
\hline TCOUNTO & 0x002A & N I & SC & Timer 0 counter \\
\hline TPERIOD1 & 0x002B & N I & SC & Timer 1 count period \\
\hline TPWIDTH1 & 0x002C & N I & SC & Timer 1 output pulse width \\
\hline TCOUNT1 & 0x002D & N I & SC & Timer 1 counter \\
\hline IOCTL & 0x002E & \(0 \times 00000000\) & SC & General- purpose FLG \(11-4\) I/0 and SDRAM control \\
\hline I OSTAT & 0x002F & \(0 \times 00000000\) & SC & General- purpose FLG \(11-4\) I/0 status \\
\hline I IROB & \(0 \times 0030\) & N I & DA & DMA chn 1 index (SPORTO rcv B) \\
\hline IMROB & \(0 \times 0031\) & N I & DA & DMA chn 1 modify \\
\hline CROB & \(0 \times 0032\) & N I & DA & DMA chn 1 count \\
\hline CPROB & \(0 \times 0033\) & N I & DA & DMA chn 1 chain pointer \\
\hline \multicolumn{5}{|l|}{```
Groups: DA = DMA Address register; DB = DMA Buffer; SC =System
                Control; SP = Serial Port
NI = Not Initialized
```} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-15. IOP register addresses, reset values, and groups (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Register & Address & Reset Value & Group & Description \\
\hline GPROB & \(0 \times 0034\) & N I & DA & DMA chn 1 general purpose \\
\hline \multicolumn{5}{|l|}{Reserved 0×0035-0×0036} \\
\hline DMASTAT & \(0 \times 0037\) & N I & SC & DMA channel status \\
\hline IIR1B & \(0 \times 0038\) & N I & DA & DMA chn 3 index (SPORT1 rcv B) \\
\hline IMR1B & \(0 \times 0039\) & N I & DA & DMA chn 3 modify \\
\hline CR1B & 0x003A & N I & DA & DMA chn 3 count \\
\hline CPR1B & \(0 \times 003 \mathrm{~B}\) & N I & DA & DMA chn 3 chain pointer \\
\hline GPR1B & 0×003C & N I & DA & DMA chn 3 general purpose \\
\hline \multicolumn{5}{|l|}{Reserved 0x003D-0x003F} \\
\hline IIEPO & \(0 \times 0040\) & N I & DA & DMA chn 8 index (EPB0) \\
\hline IMEPO & \(0 \times 0041\) & N I & DA & DMA chn 8 modify \\
\hline CEPO & \(0 \times 0042\) & N I & DA & DMA chn 8 count \\
\hline CPEPO & \(0 \times 0043\) & N I & DA & DMA chn 8 chain pointer \\
\hline \multicolumn{5}{|l|}{```
Groups: DA = DMA Address register; DB = DMA Buffer; SC =system
                Control; SP = Serial Port
NI = Not Initialized
```} \\
\hline
\end{tabular}

Table E-15. IOP register addresses, reset values, and groups (Cont'd)
\begin{tabular}{|l|l|l|l|l|}
\hline Register & Address & \begin{tabular}{l} 
Reset \\
Value
\end{tabular} & Group & Description \\
\hline \hline GPEP0 & \(0 \times 0044\) & NI & DA & \begin{tabular}{l} 
DMA chn 8 general \\
purpose
\end{tabular} \\
\hline EIEP0 & \(0 \times 0045\) & NI & DA & \begin{tabular}{l} 
DMA chn 8 external \\
index
\end{tabular} \\
\hline ECEP0 & \(0 \times 0046\) & NI & DA & \begin{tabular}{l} 
DMA chn 8 external \\
modify
\end{tabular} \\
\hline IIEP1 & \(0 \times 0048\) & NI & DA & \begin{tabular}{l} 
DMA chn 8 external \\
count
\end{tabular} \\
\hline IMEP1 & \(0 \times 0049\) & NI & DA & \begin{tabular}{l} 
DMA chn 9 index \\
(EPB1)
\end{tabular} \\
\hline CEP1 & \(0 \times 004\) A & NI & DA & \begin{tabular}{l} 
DMA chn 9 modify
\end{tabular} \\
\hline CPEP1 & \(0 \times 004 B\) & NI & DA & \begin{tabular}{l} 
DMA chn 9 count \\
DMA chn 9 chain
\end{tabular} \\
\hline GPEP1 & \(0 \times 004 C\) & NI & DA & \begin{tabular}{l} 
DMA chn 9 general \\
purpose
\end{tabular} \\
\hline EMEP1 & \(0 \times 004 E\) & NI & DA & DA \\
\hline EPEP1 & \(0 \times 004 D\) & NI & \begin{tabular}{l} 
DMA chn 9 external \\
count
\end{tabular} \\
index 9 external
\end{tabular}
```

Groups: DA = DMA Address register; DB = DMA Buffer; SC =System
Control; SP = Serial Port
NI = Not Initialized

```

\section*{IOP Registers}

Table E-15. IOP register addresses, reset values, and groups (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Register & Address & \begin{tabular}{l}
Reset \\
Value
\end{tabular} & Group & Description \\
\hline I ITOB & \(0 \times 0050\) & N I & DA & DMA chn 5 index (SPORTO xmit B) \\
\hline IMTOB & \(0 \times 0051\) & N I & DA & DMA chn 5 modify \\
\hline CTOB & \(0 \times 0052\) & N I & DA & DMA chn 5 count \\
\hline CPTOB & \(0 \times 0053\) & N I & DA & DMA chn 5 chain pointer \\
\hline GPTOB & \(0 \times 0054\) & N I & DA & DMA chn 5 general purpose \\
\hline \multicolumn{5}{|l|}{Reserved \(0 \times 0055-0 \times 0057\)} \\
\hline IIT1B & 0×0058 & N I & DA & DMA chn 7 index (SPORT1 xmit B) \\
\hline IMT1B & \(0 \times 0059\) & N I & DA & DMA chn 7 modify \\
\hline CT1B & 0x005A & N I & DA & DMA chn 7 count \\
\hline CPT1B & \(0 \times 005 B\) & N I & DA & DMA chn 7 chain pointer \\
\hline GPT1B & 0x005C & N I & DA & DMA chn 7 general purpose \\
\hline \multicolumn{5}{|l|}{Reserved 0x005D-0x005F} \\
\hline I IROA & \(0 \times 0060\) & N I & DA & DMA chn 0 index (SPORTO rcv A) \\
\hline
\end{tabular}

Groups: DA = DMA Address register; \(D B=\) DMA Buffer; \(S C=\) System Control; SP = Serial Port
NI = Not Initialized

Table E-15. IOP register addresses, reset values, and groups (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Register & Address & Reset Value & Group & Description \\
\hline IMR0A & \(0 \times 0061\) & N I & DA & DMA chn 0 modify \\
\hline CROA & \(0 \times 0062\) & N I & DA & DMA chn 0 count \\
\hline CPROA & \(0 \times 0063\) & N I & DA & DMA chn 0 chain pointer \\
\hline GPROA & \(0 \times 0064\) & N I & DA & DMA chn 0 general purpose \\
\hline \multicolumn{5}{|l|}{Reserved 0x0065-0x0067} \\
\hline IIR1A & \(0 \times 0068\) & N I & DA & DMA chn 2 index (SPORT1 rcv A) \\
\hline IMR1A & \(0 \times 0069\) & N I & DA & DMA chn 2 modify \\
\hline CR1A & 0x006A & N I & DA & DMA chn 2 count \\
\hline CPR1A & 0x006B & N I & DA & DMA chn 2 chain pointer \\
\hline GPR1A & 0×006C & N I & DA & DMA chn 2 general purpose \\
\hline \multicolumn{5}{|l|}{Reserved 0x006D-0x006F} \\
\hline I ITOA & \(0 \times 0070\) & N I & DA & DMA chn 4 index (SPORTO xmit A) \\
\hline IMTOA & \(0 \times 0071\) & N I & DA & DMA chn 4 modify \\
\hline \multicolumn{5}{|l|}{```
Groups: DA = DMA Address register; DB = DMA Buffer; SC =System
                Control; SP = Serial Port
NI = Not Initialized
```} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-15. IOP register addresses, reset values, and groups (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Register & Address & \begin{tabular}{l}
Reset \\
Value
\end{tabular} & Group & Description \\
\hline CTOA & \(0 \times 0072\) & N I & DA & DMA chn 4 count \\
\hline CPTOA & \(0 \times 0073\) & N I & DA & DMA chn 4 chain pointer \\
\hline GPTOA & \(0 \times 0074\) & N I & DA & DMA chn 4 general purpose \\
\hline \multicolumn{5}{|l|}{Reserved \(0 \times 0075-0 \times 0077\)} \\
\hline IIT1A & \(0 \times 0078\) & N I & DA & DMA chn 6 index (SPORT1 xmit A) \\
\hline IMT1A & \(0 \times 0079\) & N I & DA & DMA chn 6 modify \\
\hline CT1A & \(0 \times 007 \mathrm{~A}\) & N I & DA & DMA chn 6 count \\
\hline CPT1A & \(0 \times 007 \mathrm{~B}\) & N I & DA & DMA chn 6 chain pointer \\
\hline GPT1A & 0x007C & N I & DA & DMA chn 6 general purpose \\
\hline \multicolumn{5}{|l|}{Reserved 0x007D-0x00DF} \\
\hline STCTLO & 0x00E0 & \(0 \times 00000000\) & SP & SPORTO transmit control \\
\hline SRCTLO & \(0 \times 00 \mathrm{E1}\) & \(0 \times 00000000\) & SP & SPORTO receive control \\
\hline TXO_A & 0x00E2 & N I & SP & SPORTO transmit data buffer A \\
\hline
\end{tabular}

Groups: DA = DMA Address register; \(D B=\) DMA Buffer; \(S C=\) System Control; SP = Serial Port
NI = Not Initialized

Table E-15. IOP register addresses, reset values, and groups (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Register & Address & \begin{tabular}{l}
Reset \\
Value
\end{tabular} & Group & Description \\
\hline RXO_A & 0×00E3 & N I & SP & SPORTO receive data buffer A \\
\hline TDIV0 & 0x00E4 & N I & SP & SPORTO transmit divi sor \\
\hline \multicolumn{5}{|l|}{Reserved 0x00E5} \\
\hline RDIV0 & 0x00E6 & N I & SP & SPORTO receive divisor \\
\hline \multicolumn{5}{|l|}{Reserved 0x00E7} \\
\hline MTCSO & 0x00E8 & N I & SP & SPORTO multichn xmit select \\
\hline MRCSO & 0x00E9 & N I & SP & SPORTO multichn rcv select \\
\hline MTCCSO & 0x00EA & N I & SP & SPORTO multichn xmit compand select \\
\hline MRCCSO & \(0 \times 00 \mathrm{~EB}\) & N I & SP & SPORTO multichn rcv compand select \\
\hline KEYWD0 & 0x00EC & N I & SP & SPORT0 keyword \\
\hline IMASK0 & 0x00ED & N I & SP & SPORT0 keyword mask \\
\hline TXO_B & 0x00EE & N I & SP & SPORTO transmit data buffer B \\
\hline \multicolumn{5}{|l|}{```
Groups: DA = DMA Address register; DB = DMA Buffer; SC =system
                Control; SP = Serial Port
NI = Not Initialized
```} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-15. IOP register addresses, reset values, and groups (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Register & Address & Reset Value & Group & Description \\
\hline RXO_B & \(0 \times 00 \mathrm{EF}\) & N I & SP & SPORTO receive data buffer B \\
\hline STCTL1 & 0x00F0 & \(0 \times 00000000\) & SP & SPORT1 transmit control \\
\hline SRCTL1 & 0x00F1 & \(0 \times 00000000\) & SP & SPORT1 receive control \\
\hline TX1_A & 0x00F2 & N I & SP & SPORT1 transmit data buffer A \\
\hline RX1_A & 0x00F3 & N I & SP & SPORT1 receive data buffer A \\
\hline TDIV1 & 0x00F4 & N I & SP & SPORT1 transmit divisor \\
\hline \multicolumn{5}{|l|}{Reserved 0x00F5} \\
\hline RDIV1 & 0x00F6 & N I & SP & SPORT1 receive divisor \\
\hline \multicolumn{5}{|l|}{Reserved 0x00F7} \\
\hline MTCS1 & 0x00F8 & N I & SP & SPORT1 multichn xmit select \\
\hline MRCS1 & 0x00F9 & N I & SP & SPORT1 multichn rcv select \\
\hline MTCCS 1 & 0x00FA & N I & SP & SPORT1 multichn xmit compand select \\
\hline \multicolumn{5}{|l|}{```
Groups: DA = DMA Address register; DB = DMA Buffer; SC =System
                Control; SP = Serial Port
NI = Not Initialized
```} \\
\hline
\end{tabular}

Table E-15. IOP register addresses, reset values, and groups (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Register & Address & \begin{tabular}{l}
Reset \\
Value
\end{tabular} & Group & Description \\
\hline MRCCS 1 & \(0 \times 00 \mathrm{FB}\) & N I & SP & SPORT1 multichn rcv compand select \\
\hline KEYWD1 & 0x00FC & N I & SP & SPORT1 keyword \\
\hline IMASK1 & 0x00FD & N I & SP & SPORT1 keyword mask \\
\hline TX1_B & 0x00FE & N I & SP & SPORT1 transmit data buffer B \\
\hline RX1_B & 0x00FF & N I & SP & SPORT1 receive data buffer B \\
\hline \multicolumn{5}{|l|}{```
Groups: DA = DMA Address register; DB = DMA Buffer; SC =System
                Control; SP = Serial Port
NI = Not Initialized
```} \\
\hline
\end{tabular}

\section*{IOP Registers}

\section*{DMACx \\ External Port DMA Control Registers}

Applications use the DMACx registers to control external port DMA operations on DMA channels 8 and 9 (EPB0 and EPB1 data buffers).

For details on using the DMACx register, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 6, DMA
- Chapter 7, Multiprocessing
- Chapter 8, Host Interface
- Chapter 9, Serial Ports

In this manual, see Appendix A, Instruction Set Reference.
The \(\mathrm{DMAC}_{1-0}\) registers are memory-mapped in internal memory at addresses \(0 \times 001 \mathrm{C}\) and \(0 \times 001 \mathrm{D}\), respectively.

After reset, the DMACx registers are initialized to \(0 \times 00000000\) as shown in Figure E-6. DMAC0 is initialized during booting according to the booting mode in use.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 0 & 0 & 0 & & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \\
\hline
\end{tabular}


Figure E-6. DMACx register bits

\section*{IOP Registers}

Table E-16 lists and describes the individual bits of the DMACx register.
Table E-16. DMACx register
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 0 & DEN & \begin{tabular}{l} 
DMA enable for external ports. \\
Enables/disables DMA operations on the \\
external port buffers. \\
\(0=\) disable \\
\(1=\) enable
\end{tabular} \\
\hline 1 & CHEN & \begin{tabular}{l} 
DMA chaining enable for external ports. \\
Enables/disables DMA chaining operations on \\
the external port buffers. \\
\(0=\) disable \\
With DEN=0, specifies both DMA and DMA \\
chaining disabled \\
With DEN=1, specifies DMA enabled, chain- \\
ing disabled \\
I= enable \\
With DEN=0, specifies chain insertion \\
mode \\
With DEN=1, specifies DMA, chaining, and \\
autochaining enabled
\end{tabular} \\
\hline
\end{tabular}

Table E-16. DMACx register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 2 & TRAN & \begin{tabular}{l}
DMA transfer direction. \\
Changes the direction of data transfers on external port channels 8/9. \\
\(0=\) receive (external to internal) \\
With EXTERN=1, specifies a read from external memory. \\
\(1=\) transmit (internal to external) \\
With EXTERN=1, specifies a write to external memory.
\end{tabular} \\
\hline 3-4 & PS & \begin{tabular}{l}
Pack status (read-only). \\
Indicates which packing stage ( \(1^{\text {st }}, 2^{\text {nd }}\), or \(3^{\text {rd }}\) ) the packing buffer is currently on. \\
\(00=\) packing done ( \(3^{\text {rd }}\) stage) \\
\(01=i n\) first stage of packing/unpacking (all modes) \\
\(10=\) in second stage of packing/unpacking 16to 48-bit words or 32- to 48-bit words \(11=\) reserved
\end{tabular} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-16. DMACx register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 5 & DTYPE & \begin{tabular}{l}
Data type. \\
Identifies the type of data transferring through the external port buffers.
\[
0=\text { data }
\] \\
Data word either 32- or 40-bits, depend- \\
ing on IMDW (SYSCON) bits. \\
1=instructions \\
Overrides the IMDW bits and forces a 48-bit, 3-column memory transfer. \\
DMA controller uses this information to determine the word width for internal memory.
\end{tabular} \\
\hline 6-7 & PMODE & \begin{tabular}{l}
Packing mode. \\
Specifies the internal word width for the packing mode.
\[
\begin{aligned}
& 00=\text { no packing/unpacking } \\
& 01=16-\text { bit } \leftrightarrow 32-\text { bit } \\
& 10=16-\text { bit } \leftrightarrow 48-\text { bit } \\
& 11=32-\text { bit } \leftrightarrow 48-\text { bit }
\end{aligned}
\] \\
Used with the HBW bits (SYSCON), which specify the external word width.
\end{tabular} \\
\hline 8 & MSWF & \begin{tabular}{l}
Most significant word first. \\
Specifies the word order for packing 16-bit data to 32- or 48-bit data.
\[
\begin{aligned}
& 0=\text { LSW } 16 \text {-bit word first } \\
& 1=16 \text {-bit word first }
\end{aligned}
\]
\end{tabular} \\
\hline
\end{tabular}

Table E-16. DMACx register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 9 & MASTER & \begin{tabular}{l}
DMA master mode enable. \\
In combination with HSHAKE and EXTERN to set the DMA transfer mode.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\]
See Table E-17 on page E-61.
\end{tabular} \\
\hline 10 & HSHAKE & \begin{tabular}{l}
DMA handshake enable. \\
In combination with HSHAKE and EXTERN to set the DMA transfer mode.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
See Table E-17 on page E-61.
\end{tabular} \\
\hline 11 & INTIO & \begin{tabular}{l}
Single word I/0 interrupt enable. \\
Enables/disables interrupts for individual words the external port buffers transmit or receive.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
With TRAN=0, a full or partially full \\
EPBX RX buffer generates an interrupt. \\
With TRAN=1, an empty or partially full \\
EPBX TX buffer generates an interrupt. \\
Single word I/O interrupts are useful for implementing interrupt-driven, single-word transfers under the control of the processor's core.
\end{tabular} \\
\hline
\end{tabular}

Table E-16. DMACx register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 12 & EXTERN & \begin{tabular}{l} 
External DMA handshake mode enable. \\
In combination with HSHAKE and EXTERN to set \\
the DMA transfer mode. \\
0='disable \\
l= enable \\
See Table E-17 on page E-61.
\end{tabular} \\
\hline 13 & FLSH & \begin{tabular}{l} 
Flush external port buffer. \\
Reinitializes the state of the DMA channel \\
by flushing the EPBx buffer and resetting \\
any internal DMA states and clearing the FS \\
and PS status bits. This operation has a \\
two-cycle latency. \\
l= flush \\
This self-clearing control bit is not \\
latched and always reads as 0. \\
To avoid unexpected results, use FLSH to \\
clear a DMA channel only when the channel is \\
inactive and at least one cycle before set- \\
ting any other DMACx control bit. Read the \\
DMASTAT register to determine a channel's \\
active status.
\end{tabular} \\
\hline
\end{tabular}

\section*{Control and Status Registers}

Table E-16. DMACx register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline \(14-15\) & FS & \begin{tabular}{l} 
External port buffer status. \\
A read-only status bit that indicates \\
whether or not data is present in the EPBx \\
buffer. \\
During an off-chip transfer, these bits \\
indicate whether the TX buffer has room for \\
more data. \\
During an on-chip transfer, these bits indi- \\
cate whether the RX buffer contains new \\
data. \\
\(00=\) empty \\
\(01=\) reserved \\
\(10=\) partially full \\
\(11=\) full
\end{tabular} \\
\hline \(16-31\) & Reserved & \\
\hline
\end{tabular}

Table E-17. DMA transfer modes
\begin{tabular}{|l|l|l|l|}
\hline MASTER & HSHAKE & EXTERN & Description \\
\hline \hline 0 & 0 & 0 & \begin{tabular}{l} 
Slave mode. \\
The DMA controller generates a \\
DMA request whenever an RX buffer \\
is not empty or a TX buffer is \\
not ful 1.
\end{tabular} \\
\hline 0 & 0 & 1 & Reserved. \\
\hline
\end{tabular}

Table E-17. DMA transfer modes (Cont'd)
\begin{tabular}{|c|c|c|c|}
\hline MASTER & HSHAKE & EXTERN & Description \\
\hline 0 & 1 & 0 & \begin{tabular}{l}
Handshake mode. \\
Applies to the EPBx buffers (channels 8 and 9) only. \\
The DMA controller generates a DMA request when the \(\overline{D M A R} x\) line is asserted and transfers the data when the \(\overline{\text { DMAGX }}\) line is asserted.
\end{tabular} \\
\hline 0 & 1 & 1 & \begin{tabular}{l}
External handshake mode. \({ }^{2}\) \\
Applies to the EPBx buffers (channels 8 and 9) only. \\
Identical to handshake mode, except the DMA controller transfers the data between external memory and an external device.
\end{tabular} \\
\hline 1 & 0 & 0 & \begin{tabular}{l}
Master mode. \\
The DMA controller attempts to transfer data whenever the DMA counter \(>0^{3}\) and either the \(R X\) buffer is not empty or the TX buffer is not full. \\
Keep \(\overline{\text { DMAR1 }}\) high if DMA channel 8 is in master mode. \\
Keep \(\overline{\text { DMAR2 }}\) high if DMA channe19 is in master mode.
\end{tabular} \\
\hline 1 & 0 & 1 & Reserved. \\
\hline
\end{tabular}

Table E-17. DMA transfer modes (Cont'd)
\begin{tabular}{|c|c|c|c|}
\hline MASTER & HSHAKE & EXTERN & Description \\
\hline 1 & 1 & 0 & \begin{tabular}{l}
Paced master mode. \({ }^{2}\) \\
Applies to the EPBx buffers (channels 8 and 9) only. \\
The \(\overline{\mathrm{DMAR}} \mathrm{x}\) signal paces DMA transfers. The DMA controller generates a DMA request when \(\overline{\text { DMAR } x}\) is asserted. \\
\(\overline{\overline{D M A R}} x\) requests function the same way as in handshake mode, and the DMA controller transfers the data when \(\overline{R D}\) or \(\overline{W R}\) is asserted. \\
The address is driven as in normal master mode. \\
ORing the \(\overline{\mathrm{RD}}-\overline{\mathrm{DMAG}} x\) and \(\overline{W R}-\overline{\mathrm{DMAG}} x\) pairs requires no external gates, enabling buffer access with zero-wait state and no idle states. \\
Wait states and Acknowledge (ACK) apply to paced master mode transfers. For details, see Chapter 5, Memory, in ADSP-21065L SHARC DSP User's Manual.
\end{tabular} \\
\hline 1 & 1 & 1 & Reserved. \\
\hline
\end{tabular}

1 If TRAN \(=1\) for an external read of the EPBx buffer, the DMA controller fills the buffer as soon as the DEN bit is set to 1 .
2 You cannot use DMA paced master mode or external handshake mode with SDRAM transfers.
3 When an external DMA channel is configured for output (TRAN=1), the EPBx buffer starts to fill as soon as the channel becomes enabled, whether or not \(\overline{\mathrm{DMAR}} \mathrm{x}\) assertions or DMA slave mode DMA buffer reads have been made.

\section*{DMASTAT \\ DMA Channel Status Register}

The DMASTAT register maintains status bits for each DMA channel.
For details on using the DMASTAT register, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 6, DMA
- Chapter 7, Multiprocessing
- Chapter 8, Host Interface
- Chapter 9, Serial Ports

In this manual, see Appendix A, Instruction Set Reference.
The DMASTAT register is memory-mapped in internal memory at address \(0 \times 0037\).

For a particular channel, the DMA controller sets the channel active status bit when DMA is enabled and the current DMA sequence has not finished. It sets the chaining status bit if the channel is currently performing chaining operations or if a chaining operation is pending.

A single cycle of latency occurs between the time changes in internal status occur and the time the DMA controller updates the DMASTAT register.

Status does not change on the master ADSP-21065L during an external port DMA operation until the external portion has finished (until the EPBx buffers are empty).

In chain insertion mode ( \(D E N=0, C H E N=1\) ), a channel's chaining status will never be 1 . Make sure to test channel status for readiness, so your program can rewrite the channels's chain pointer (CPx register).

The processor does not initialize the DMASTAT register at reset as shown in Figure E-7.


Figure E-7. DMASTAT register bits
Status bit value \(0=\) inactive (disabled), and status bit value \(1=\) active. Depending on the type of status, channel or chaining, active means transferring or waiting to transfer a current block of data or TCB. For channel status, active also means not transferring TCB, and inactive means DMA disabled or transfer finished or chaining in progress.

\section*{IOP Registers}

Table E-18 lists and describes the individual bits of the DMASTAT register.

Table E-18. DMASTAT register
\begin{tabular}{|c|c|c|}
\hline Bit & DMA Chn. & Description \\
\hline 0 & 0 & Status of receive buffer RX0_A \\
\hline 1 & 2 & Status of receive buffer RX1_A \\
\hline 2 & 4 & Status of transmit buffer TXO_A \\
\hline 3 & 6 & Status of transmit buffer TX1_A \\
\hline 4 & 1 & Status of receive buffer RXO_B \\
\hline 5 & 3 & Status of receive buffer RX1_B \\
\hline 6 & 8 & Status of external port buffer EPBO \\
\hline 7 & 9 & Status of external port buffer EPB1 \\
\hline 8 & 5 & Status of transmit buffer TX0_B \\
\hline 9 & 7 & Status of transmit buffer TX1_B \\
\hline 10 & 0 & Chaining status of receive buffer RXO_A \\
\hline 11 & 2 & Chaining status of receive buffer RX1_A \\
\hline 12 & 4 & Chaining status of transmit buffer TX0_A \\
\hline 13 & 6 & Chaining status of transmit buffer TX1_A \\
\hline
\end{tabular}

Channel status:
1= active, current block (not xfering TCB).
0= inactive, DMA disabled, xfer complete, or chaining.
Channel chaining status:
\(1=x f e r i n g\) TCB or waiting to xfer TCB.
0 =chaining disabled.

Table E-18. DMASTAT register
\begin{tabular}{|l|l|l|}
\hline Bit & DMA Chn. & Description \\
\hline \hline 14 & 1 & Chaining status of receive buffer RXO_B \\
\hline 15 & 3 & Chaining status of receive buffer RX1_B \\
\hline 16 & 8 & Chaining status of external port buffer EPB0 \\
\hline 17 & 9 & Chaining status of external port buffer EPB1 \\
\hline 18 & 5 & Chaining status of transmit buffer TX0_B \\
\hline 19 & 7 & Reserved
\end{tabular}

Channel status:
1= active, current block (not xfering TCB).
0= inactive, DMA disabled, xfer complete, or chaining.
Channel chaining status:
1=xfering TCB or waiting to xfer TCB.
0 =chaining disabled.

\title{
IOP Registers
}

\section*{IOCTL \\ Programmable I/O and SDRAM Control Register}

Applications use the IOCTL register to set the direction of the programmable general-purpose I/O ports ( \(\mathrm{FLG}_{11-4}\) only) and to set up SDRAM configuration selections.

For details on using the IOCTL register, in ADSP-21065L SHARC DSP User's Manual see the following chapters.
- Chapter 3, Program Sequencing
- Chapter 10, SDRAM Interface
- Chapter 11, Programmable Timers and I/O Ports

In this manual, see Appendix A, Instruction Set Reference.
IOCTL is memory-mapped in internal memory at address \(0 \times 002 \mathrm{E}\).
After reset, the IOCTL register is initialized to \(0 \times 00000000\) as shown in Figure E-8.


Figure E-8. IOCTL register bits

\section*{IOP Registers}

Table E-19 lists and describes the bits of the IOCTL register.
Table E-19. IOCTL register
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 0 & FLG40 & \[
\begin{aligned}
& \text { FLAG4 direction set. } \\
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline 1 & FLG50 & \[
\begin{aligned}
& \text { FLAG5 direction set. } \\
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline 2 & FLG60 & \[
\begin{aligned}
& \text { FLAG6 direction set. } \\
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline 3 & FLG70 & \[
\begin{aligned}
& \text { FLAG7 direction set. } \\
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline 4 & FLG80 & \[
\begin{aligned}
& \text { FLAG8 direction set. } \\
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline 5 & FLG90 & \[
\begin{aligned}
& \text { FLAG9 direction set. } \\
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline 6 & FLG100 & \[
\begin{aligned}
& \text { FLAG10 direction set. } \\
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline
\end{tabular}

Table E-19. IOCTL register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 7 & FLG110 & FLAG11 direction set.
\[
\begin{aligned}
& 0=\text { input } \\
& 1=\text { output }
\end{aligned}
\] \\
\hline 8-9 & \multicolumn{2}{|l|}{Reserved} \\
\hline 10 & DSDCTL & ```
Disable SDCLKO, \overline{RAS},\overline{CAS},\overline{SDWE, DQM, SDCKE,}
and \overline{MSx}}\mp@subsup{}{}{1}\mathrm{ .
Hi-Zs all SDRAM control signals.
0= enable
1= disable
``` \\
\hline 11 & DSDCK1 & \[
\begin{aligned}
& \text { Disable SDCLK1. } \\
& \text { Hi-Zs SDCLK1 signal only. } \\
& 0=\text { enable } \\
& 1=\text { disable }
\end{aligned}
\] \\
\hline 12-14 & SDPGS & ```
SDRAM page size.
Specifies the size of the SDRAM page, in
number of words.
000=1024 words
001=512 words
010=256 words
others = reserved
``` \\
\hline 15 & SDSRF & \begin{tabular}{l}
SDRAM self-refresh mode. \\
This bit always reads as 0 .
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\]
\end{tabular} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-19. IOCTL register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 16-17 & SDCL & \begin{tabular}{l}
SDRAM \(\overline{C A S}\) latency. \\
Sets the delay, in number of clock cycles, between the time the SDRAM detects the read command and the time the data is available at its outputs.
\[
\begin{aligned}
& 00=\text { no SDRAM } \\
& 01=1 \text { cycle } \\
& 10=2 \text { cycles } \\
& 11=3 \text { cycles }
\end{aligned}
\]
\end{tabular} \\
\hline 18-20 & SDTRAS & SDRAM \(t_{\text {ras }}\) spec in number of clock cycles. \\
\hline 21-23 & SDTRP & SDRAM \(t_{\text {rp }}\) spec in number of clock cycles. \\
\hline 24 & SDPM & \begin{tabular}{l}
SDRAM power-up option. \\
Specifies the sequence of commands in the SDRAM power-up cycle.
\[
\begin{aligned}
& 0=\text { precharge, } 8 \text { CBR, mode register set } \\
& 1=\text { precharge, mode register set, } 8 \text { CBR }
\end{aligned}
\]
\end{tabular} \\
\hline
\end{tabular}

Table E-19. IOCTL register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 25-27 & SDBS & \begin{tabular}{l}
SDRAM bank select. \\
Specifies which of the ADSP-21065L's external memory bank connects to SDRAM.
\[
\begin{aligned}
& 000=\text { no SDRAM } \\
& 100=\text { bank } 0 \\
& 101=\text { bank } 1 \\
& 110=\text { bank } 2 \\
& 111=\text { bank } 3 \\
& \text { other }=\text { reserved }
\end{aligned}
\] \\
For proper operation of the SDRAM controller, in the WAIT register, set the EBxWS bits to 0 and the EBxWM bits appropriately for the external memory bank to which the SDRAM connects. See Table E. on page E-113
\end{tabular} \\
\hline 28 & SDBUF & \begin{tabular}{l}
SDRAM buffer. \\
Enables/disables pipelining of address and control signals when using external buffering between the ADSP-21065L and SDRAM. Supports multiple SDRAMs connected in parallel.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\]
\end{tabular} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-19. IOCTL register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 29-30 & SDBN & \begin{tabular}{l} 
SDRAM number of banks. \\
Specifies the number of banks the SDRAM con- \\
tains. \\
\(00=2\) banks \\
\(01=4\) banks \\
\(1 \times=\) reserved
\end{tabular} \\
\hline 31 & SDPSS & \begin{tabular}{l} 
Start SDRAM power-up sequence. \\
Write 1 to initiate power-up sequence. This \\
bit always reads as 0.
\end{tabular} \\
\hline
\end{tabular}
\(1 \overline{\mathrm{MS}} \mathrm{x}\) is the external memory bank to which the SDRAM connects. If \(\mathrm{SBDS}=000\), indicating no SDRAM in use, the processor does not Hi-Z any of the \(\overline{M S} x\) signals.

\section*{Control and Status Registers}

\section*{IOSTAT \\ Programmable I/O Status Register}

The IOSTAT register provides status information on the general-purpose, programmable I/O ports, \(\mathrm{FLAG}_{11-4}\) only.

For details on using the IOSTAT register, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 3, Program Sequencing
- Chapter 11, Programmable Timers and I/O Ports

In this manual, see Appendix A, Instruction Set Reference.
The IOSTAT register is memory-mapped in internal memory at address \(0 \times 002 \mathrm{~F}\).

After reset, the IOSTAT register is initialized to \(0 \times 00000000\) as shown in Figure E-9 on page E-76.

\section*{IOP Registers}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}


Figure E-9. IOSTAT register bits
In Table E-20, bits \(0-7\) are the flag pin values on the IOSTAT register.
Table E-20. Flag Pin Values on the IOSTAT register
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 0 & FLG4 & Status of the FLAG4 I/0 port. \\
\hline 1 & FLG5 & Status of the FLAG5 I/0 port. \\
\hline 2 & FLG6 & Status of the FLAG6 I/0 port. \\
\hline 3 & FLG7 & Status of the FLAG7 I/0 port. \\
\hline 4 & FLG8 & Status of the FLAG8 I/0 port. \\
\hline
\end{tabular}

\section*{Control and Status Registers}

Table E-20. Flag Pin Values on the IOSTAT register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 5 & FLG9 & Status of the FLAG9 I/0 port. \\
\hline 6 & FLG10 & Status of the FLAG10 I/0 port. \\
\hline 7 & FLG11 & Status of the FLAG11 I/0 port. \\
\hline \(8-31\) & Reserved \\
\hline
\end{tabular}

\section*{IOP Registers}

\section*{RDIVx/TDIVx \\ SPORT Divisor Registers}

The TDIV0, TDIV1, RDIV0, and RDIV1 registers contain divisor values that determine the frequencies for internally generated serial port clocks and frame syncs. Figure E-10 on page E-79 shows the RDIVx register bits and Figure E-11 on page E-79 shows the TDIVx register bits.

For details on using the RDIVx and TDIVx registers, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 3, Program Sequencing
- Chapter 9, Serial Ports

In this manual, see Appendix A, Instruction Set Reference.
These four registers are memory-mapped in internal memory at addresses \(0 \times 00 \mathrm{E} 4,0 \times 00 \mathrm{~F} 4,0 \times 00 \mathrm{E} 6\), and \(0 \times 00 \mathrm{~F} 6\), respectively.

These registers are not initialized after reset.


Receive Frame Sync Divisor


Figure E-10. RDIVx register bits


Figure E-11. TDIVx register bits

\section*{IOP Registers}

Tables E-22 and E-21 list and describe the individual bits of the RDIVx and TDIVx registers.

Table E-21. RDIVx bits
\begin{tabular}{|l|l|l|}
\hline Bits & Name & Description \\
\hline \hline \(15-0\) & RCLKDIV & Recv clock divisor \\
\hline \(31-16\) & RFSDIV & Recv frame sync divisor \\
\hline
\end{tabular}

Table E-22. TDIVx bits
\begin{tabular}{|l|l|l|}
\hline Bits & Name & Description \\
\hline \hline \(15-0\) & TCLKDIV & Xmit clock divisor \\
\hline \(31-16\) & TFSDIV & Xmit frame sync divisor \\
\hline
\end{tabular}
\[
\begin{aligned}
& \text { xCLKDIV }=\frac{2 x f C L K I N}{\text { serial clock frequency }}-1 \\
& x \text { XSSIV }=\frac{\text { serial clock frequency }}{\text { frame sync frequency }}-1
\end{aligned}
\]

\section*{SRCTLX \\ SPORT Receive Control Register}

SRCTL0 and SRCTL1 are the receive control registers for SPORT0 and SPORT1 respectively.

For details on using the SRCTLx register, in ADSP-21065L SHARC DSP User's Manual see Chapter 9, Serial Ports.

In this manual, see Appendix A, Instruction Set Reference.
SRCTL0 is memory-mapped at address \(0 \times 00 E 1\), and SRCTL1 is mem-ory-mapped at address \(0 \times 00 \mathrm{~F} 1\).

After reset, these registers are initialized to \(0 \times 00000000\) as shown in figures E-12, E-13, and E-14. When changing operating modes, make sure you write all zeros (0) to the serial port's control register to clear it before writing the new mode.

Some bit definitions of the SRCTLx register depend on the mode (standard, \(\mathrm{I}^{2} \mathrm{~S}\), or multichannel) for which the serial port is configured.



Figure E-12. SRCTLx register bits—standard mode

\section*{Control and Status Registers}


Figure E-13. SRCTLx register bits- \(I^{2} S\) mode

* Status is read-only


Figure E-14. SRCTLx register bits—multichannel mode

Table E-23 lists and describes the individual bits in the SRCTLx register.
Table E-23. SRCTLx bits
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Standard & \(I^{2} \mathrm{~S}\) & Multichn. & Description \\
\hline 0 & SPEN_A & SPEN_A & Reserved & \[
\begin{aligned}
& \text { SPORT enable A. } \\
& \begin{array}{l}
0=\text { disable } \\
1=\text { enable }
\end{array}
\end{aligned}
\] \\
\hline 1-2 & DTYPE \(_{1: 0}\) & Reserved & DTYPE 1:0 & ```
Data type.
00=right-justify; fil1
    MSBs w/Os
01=right-justify;
    sign-extend MSBs
10= compand with \mu-1aw
11=compand with A-1aw
``` \\
\hline 3 & SENDN & Reserved & SENDN & Endian word format.
\[
\begin{aligned}
& 0=\text { MSB first } \\
& 1=\text { LSB first }
\end{aligned}
\] \\
\hline 4-8 & SLEN \(_{4: 0}\) & \(\operatorname{SLEN}_{4: 0}\) & \(\operatorname{SLEN}_{4: 0}\) & Serial word length -1 \\
\hline 9 & PACK & PACK & PACK & 16- to 32-bit word packing.
\[
\begin{aligned}
& 0=\text { disable packing } \\
& 1=\text { enable packing }
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-23. SRCTLx bits (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Standard & \(\mathrm{I}^{2} \mathrm{~S}\) & Multichn. & Description \\
\hline 10 & ICLK & MSTR & ICLK & \begin{tabular}{l}
Receive clock source (ICLK). \\
\(0=\) externally generated \\
1= internally generated \\
Master/slave mode (MSTR). \\
\(0=R X\) is slave \\
\(1=R X\) is master
\end{tabular} \\
\hline 11 & OPMODE & OPMODE & OPMODE & SPORT operation mode.
\[
\begin{aligned}
& 0=\text { non }-I^{2} S \text { mode } \\
& 1=I^{2} S \text { mode }
\end{aligned}
\] \\
\hline 12 & CKRE & Reserved & CKRE & Active clock edge for data and frame sync sampling.
\[
\begin{aligned}
& 0=\text { falling edge } \\
& 1=\text { rising edge }
\end{aligned}
\] \\
\hline 13 & RFSR & Reserved & Reserved & \begin{tabular}{l}
Receive frame sync requirement. \\
\(0=\) no RFS required \\
\(1=\) RFS required
\end{tabular} \\
\hline 14 & IRFS & Reserved & I RFS & ```
RFS source.
0= externally gener-
    ated
1= internally gener-
    ated
``` \\
\hline
\end{tabular}

Table E-23. SRCTLx bits (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Standard & \(I^{2} \mathrm{~S}\) & Multichn. & Description \\
\hline 15 & Reserved & Reserved & IMODE & Receive compare.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
\hline 16 & LRFS & L_FIRST & LRFS & \begin{tabular}{l}
Active state TFS \\
(LRFS). \\
\(0=\) active high \\
1= active low \\
Receive first channel \\
(L_FIRST). \\
\(0=\) right channel first \\
\(1=\) left channel first
\end{tabular} \\
\hline 17 & LAFS & Reserved & Reserved & \begin{tabular}{l}
RFS timing. \\
\(0=\) early RFS \\
\(1=\) late RFS
\end{tabular} \\
\hline 18 & SDEN_A & SDEN_A & SDEN_A & \begin{tabular}{l}
SPORT receive DMA enable A. \\
\(0=\) disable \\
\(1=\) enable
\end{tabular} \\
\hline 19 & SCHEN_A & SCHEN_A & SCHEN_A & \begin{tabular}{l}
SPORT receive chaining enable A. \\
\(0=\) disable \\
\(1=\) enable
\end{tabular} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-23. SRCTLx bits (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Standard & \(I^{2} \mathrm{~S}\) & Multichn. & Description \\
\hline 20 & SDEN_B & SDEN_B & IMAT & \begin{tabular}{l}
SPORT receive DMA enable B (SDEN_B). \\
\(0=\) disable \\
\(1=\) enable \\
Receive compare data (IMAT). \\
\(0=\) accept if false \\
\(1=\) accept if true
\end{tabular} \\
\hline 21 & SCHEN_B & SCHEN_B & Reserved & SPORT receive DMA chaining enable B. \\
\hline 22 & SPL & SPL & Reserved & SPORT loopback mode.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
\hline 23 & MCE & Reserved & MCE & ```
SPORT mode.
0= standard mode
1= multichannel mode
``` \\
\hline 24 & SPEN_B & SPEN_B & \(\mathrm{NCH}_{0}\) & ```
SPORT enable B
(SPEN_B).
0= disable
1= enable
Number of channel slots
-1 (NCH).
``` \\
\hline 25 & Reserved & Reserved & \(\mathrm{NCH}_{1}\) & Number of channel slots -1 . \\
\hline
\end{tabular}

Table E-23. SRCTLx bits (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Standard & \(\mathrm{I}^{2} \mathrm{~S}\) & Multichn. & Description \\
\hline 26 & ROVF_B & ROVF_B & \(\mathrm{NCH}_{2}\) & ```
RX_B overflow status
(ROVF_B).
Read-only, sticky sta-
tus bit.
Number of channel slots
-1 (NCH).
``` \\
\hline 27-28 & RXS_B \({ }_{1: 0}\) & RXS_B \(1: 0\) & \(\mathrm{NCH}_{3} \mathbf{4}\) & \begin{tabular}{l}
RX_B data buffer status (RXS_B). Read-only.
\[
\begin{aligned}
& 00=\text { empty } \\
& 10=\text { partially fult } \\
& 11=\text { fult }
\end{aligned}
\] \\
Number of channel slots -1 (NCH).
\end{tabular} \\
\hline 29 & ROVF_A & ROVF_A & ROVF_A & RX_A overflow status. Read-only, sticky status bit. \\
\hline 30-31 & RXS_A \(1: 0\) & RXS_A \(1: 0\) & RXS_A \(1: 0\) & ```
RX_A data buffer sta-
tus. Read-only.
00= empty
10= partial1y ful1
11= ful1
``` \\
\hline
\end{tabular}

\section*{STCTLX \\ SPORT Transmit Control Register}

STCTL0 and STCTL1 are the transmit control registers for SPORT0 and SPORT1 respectively.

For details on using the STCTLx register, in ADSP-21065L SHARC DSP User's Manual see Chapter 9, Serial Ports.

In this manual, see Appendix A, Instruction Set Reference.
STCTL0 is memory-mapped at address \(0 \times 00 E 0\), and STCTL1 is mem-ory-mapped at address \(0 \times 00 \mathrm{~F} 0\).

After reset, these registers are initialized to \(0 \times 00000000\) as shown in figures E-15, E-16, and E-17.

When changing operating modes, make sure to write all zeros (0) to the serial port's control register to clear it before writing the new mode.

Some bit definitions of the STCTLx register depend on the mode (standard, \(I^{2} S\), or multichannel) for which the serial port is configured.

\section*{Control and Status Registers}



Figure E-15. STCTLx register bits—standard mode


Figure E-16. STCTLx register bits- \(I^{2} S\) mode

* Status is read-only


Figure E-17. STCTLx register bits-multichannel mode

\section*{IOP Registers}

Table E-24 lists and describes the individual bits of the STCTLx register.
Table E-24. STCTLx bits
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Standard & \(I^{2} \mathrm{~S}\) & Multichn. & Description \\
\hline 0 & SPEN_A & SPEN_A & Reserved & SPORT enable A.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
\hline 1-2 & DTYPE \(_{1: 0}\) & Reserved & DTYPE 1:0 & ```
Data type.
00=right-justify; fil1
    MSB s w/Os
01=right-justify;
    sign-extend MSBs
10= compand w/\mu-1aw
11=compand w/A-1aw
``` \\
\hline 3 & SENDN & Reserved & SENDN & Endian word format.
\[
\begin{aligned}
& 0=\text { MSB first } \\
& 1=\text { LSB first }
\end{aligned}
\] \\
\hline 4-8 & SLEN4:0 \(^{\text {4 }}\) & SLEN4:0 & \(\operatorname{SLEN}_{4: 0}\) & Serial word length -1 \\
\hline 9 & PACK & PACK & PACK & \begin{tabular}{l}
16- to 32-bit word packing. \\
\(0=\) disable \\
\(1=\) enable
\end{tabular} \\
\hline
\end{tabular}

Table E-24. STCTLx bits (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Standard & \(I^{2} \mathrm{~S}\) & Multichn. & Description \\
\hline 10 & ICLK & MSTR & Reserved & \begin{tabular}{l}
Transmit clock source (ICLK). \\
\(0=\) external clock \\
\(1=\) internal clock \\
Master/slave mode (MSTR). \\
\(0=\) Tx slave \\
\(1=\mathrm{Tx}\) master
\end{tabular} \\
\hline 11 & OPMODE & OPMODE & OPMODE & Operation mode.
\[
\begin{aligned}
& 0=\text { non }-I^{2} \mathrm{~S} \text { mode } \\
& 1=I^{2} \mathrm{~S} \text { mode }
\end{aligned}
\] \\
\hline 12 & CKRE & Reserved & CKRE & \begin{tabular}{l}
Active clock edge for data and frame sync sampling. \\
\(0=\) falling edge \\
\(1=\) rising edge
\end{tabular} \\
\hline 13 & TFSR & Reserved & Reserved & Transmit TFS requirement.
\[
\begin{aligned}
& 0=\text { not required } \\
& 1=\text { required }
\end{aligned}
\] \\
\hline 14 & ITFS & Reserved & Reserved & \begin{tabular}{l}
TFS source. \\
\(0=\) external \\
1= internal
\end{tabular} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-24. STCTLx bits (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Standard & \(I^{2} \mathrm{~S}\) & Multichn. & Description \\
\hline 15 & DITFS & DITFS & DITFS & \[
\begin{aligned}
& \text { TFS data dependency. } \\
& 0=\text { data-dependent } \\
& 1=\text { data-independent }
\end{aligned}
\] \\
\hline 16 & LTFS & L_FIRST & LTFS & ```
Active low TFS (LTFS).
    0= active high
    1= active low
First transmit channel
select (L_FIRST).
0= right channel
    first
1= left channel first
``` \\
\hline 17 & LAFS & Reserved & Reserved & \[
\begin{aligned}
& \text { TFS timing. } \\
& 0=\text { early TFS } \\
& 1=\text { late TFS }
\end{aligned}
\] \\
\hline 18 & SDEN_A & SDEN_A & SDEN_A & \[
\begin{aligned}
& \text { SPORT transmit DMA } \\
& \text { enable A. } \\
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
\hline 19 & SCHEN_A & SCHEN_A & SCHEN_A & SPORT transmit DMA chaining enable A.
\[
\begin{aligned}
& 0=\text { disable } \\
& 1=\text { enable }
\end{aligned}
\] \\
\hline
\end{tabular}

Table E-24. STCTLx bits (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Standard & \(I^{2} \mathrm{~S}\) & Multichn. & Description \\
\hline 20 & SDEN_B & SDEN_B & \(\mathrm{MFD}_{0}\) & \begin{tabular}{l}
SPORT transmit DMA enable B (SDEN_B). \\
\(0=\) disable \\
\(1=\) enable \\
Multichannel frame delay (MFD).
\end{tabular} \\
\hline 21 & SCHEN_B & SCHEN_B & MFD 1 & \begin{tabular}{l}
SPORT transmit DMA chaining enable B (SCHEN_B). \\
\(0=\) disable \\
\(1=\) enable \\
Multichannel frame delay (MFD).
\end{tabular} \\
\hline 22 & FS_BOTH & FS_BOTH & MFD 2 & \begin{tabular}{l}
Word select. \\
\(0=\) issue if data in either TX buffer \\
\(1=\) issue only if data in both TX buffers \\
Multichannel frame delay (MFD).
\end{tabular} \\
\hline 23 & Reserved & Reserved & \(\mathrm{MFD}_{3}\) & Multichannel frame delay. \\
\hline 24 & SPEN_B & SPEN_B & \(\mathrm{CHNL}{ }_{0}\) & \begin{tabular}{l}
SPORT enable B (SPEN_B). \\
Currently selected channel (CHNL). Read-only, sticky status bits (values 0-31).
\end{tabular} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-24. STCTLx bits (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Standard & \(I^{2} \mathrm{~S}\) & Multichn. & Description \\
\hline 25 & Reserved & Reserved & \(\mathrm{CHNL}_{1}\) & Currently selected channel (CHNL). Read-on1y. \\
\hline 26 & TUVF_B & TUVF_B & \(\mathrm{CHNL}_{2}\) & \begin{tabular}{l}
TX_B underflow (TUVF_B). Read-on1y, sticky status bit. \\
Currently selected channel (CHNL). Read-on1y.
\end{tabular} \\
\hline 27-28 & TXS_B & TXS_B & \(\mathrm{CHNL}_{3: 4}\) & ```
TXS_B data buffer sta-
tus (TXS_B). Read-only,
sticky bit.
00= empty
10= partially ful1
11= ful1
Currently selected
channel (CHNL).
Read-on1y.
``` \\
\hline 29 & TUVF_A & TUVF_A & TUVF_A & TX_A underflow (TUV_A). Read-only, sticky status bit. \\
\hline 30-31 & TXS_A & TXS_A & TXS_A & TX_A data buffer status (TXS_A). Read-on1y, sticky bit. \\
\hline
\end{tabular}

\section*{Control and Status Registers}

\section*{SYSCON \\ System Configuration Register}

Applications use the SYSCON register to program system configuration settings.

For details on using the SYSCON register, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 7, Multiprocessing
- Chapter 8, Host Interface

In this manual, see Appendix A, Instruction Set Reference.
The SYSCON register is memory-mapped in internal memory at address \(0 \times 0000\).

After reset the SYSCON register is initialized to \(0 \times 00000020\) as shown in Figure E-18 on page E-100.

Initialization causes the ADSP-21065L to assume an 8-bit bus for any host processor. To change the value of the HBW bits, applications must write four 8-bit words to SYSCON (in the HBW bits), even if the host bus is 16 - or 32 -bits wide.

\section*{IOP Registers}


Figure E-18. SYSCON register bits

Table E-25 lists and describes the individual bits of the SYSCON register.
Table E-25. SYSCON register
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 0 & SRST & \begin{tabular}{l}
Software reset. \\
Causes a software reset. Has the same effect as the RESET pin.
\end{tabular} \\
\hline 1 & BSO & \begin{tabular}{l}
Boot select override. \\
1=Activate \(\overline{\text { BMS }}\) to read from boot EPROM \\
Activated only during external port DMA transfers. \\
Deactivates the \(\overline{M S}_{3-0}\) ines. Enables processor to read its boot EPROM when no longer in boot mode and to read additional code or data from its EPROM after completing booting.
\end{tabular} \\
\hline 2 & I IVT & \begin{tabular}{l}
Internal interrupt vector table (no boot mode- BSEL \(=0\), \(\overline{B M S}=0\) ). \\
Specifies the location of the interrupt vector table when processor configured for "no boot" mode. \\
\(0=\) in external memory at \(0 \times 00020000\). \\
\(1=\) in internal memory at \(0 \times 00008000\). \\
After reset, initialized to zero, placing the interrupt vector table in external memory for "no boot" mode. \\
When the processor is configured for one of the boot modes, the internal interrupt vector table always resides in internal memory, regardless of the value of this bit.
\end{tabular} \\
\hline 3 & \multicolumn{2}{|l|}{Reserved} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-25. SYSCON register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline \(4-5\) & HBW & \begin{tabular}{l} 
Host bus width. \\
Specifies the external word width of the host \\
bus for host accesses to the processor's EPBx \\
IOP registers. \\
\(00=32\) bit host bus
\end{tabular} \\
\(01=16\)-bit host bus \\
\(10=8-b i t\) host bus \\
\(11=\) reserved \\
Host accesses to all other IOP registers are \\
always 32 bits, regardless of the value of \\
this bit.
\end{tabular}

Table E-25. SYSCON register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 8 & IMDW0 & \begin{tabular}{l}
Internal memory block 0 data width. \\
Specifies the data word width of internal memory, block 0 .
\[
\begin{aligned}
& 0=32-\text { bit data } \\
& 1=40-\text { bit data }
\end{aligned}
\] \\
Applications can store 48-bit instructions in block 0 regardless of the value of this bit. For details, see Chapter 5, Memory, in ADSP-21065L SHARC DSP User's Manual.
\end{tabular} \\
\hline 9 & IMDW 1 & \begin{tabular}{l}
Internal memory block 1 data width. \\
Specifies the data word width of internal memory, block 1.
\[
\begin{aligned}
& 0=32-b i t \text { data } \\
& 1=40-b i t \text { data }
\end{aligned}
\] \\
Applications can store 48-bit instructions in block 1 regardless of the value of this bit. For details, see Chapter 5, Memory, in ADSP-21065L SHARC DSP User's Manual.
\end{tabular} \\
\hline 10 & ADREDY & \begin{tabular}{l}
Active drive REDY. \\
Changes the REDY signal to an active drive output.
\[
\begin{aligned}
& 0=\text { open drain }(o / d) \\
& 1=\text { active drive }(\mathrm{a} / \mathrm{d})
\end{aligned}
\]
\end{tabular} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-25. SYSCON register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 11 & BHD & \begin{tabular}{l}
Buffer hang disable. \\
Enables/disables the hang condition that occurs when the processor's core or an external device tries to read an empty buffer or write a full buffer. \\
\(0=\) enable buffer hang \\
\(1=\) disabled buffer hang \\
After reset, this bit is enabled. Disabling this bit is useful for debugging applications.
\end{tabular} \\
\hline 12-15 & \multicolumn{2}{|l|}{Reserved} \\
\hline 16-17 & EBPR & \begin{tabular}{l}
External bus priority. \\
Specifies which of the processor's three internal buses (PM, DM, and I/O) has priority when accessing the external \(A D D R_{23-0}\) and DATA \(_{31-0}\) buses. The processor's internal buses are multiplexed together at the external port. \\
\(00=e v e n ~ p r i o r i t y, ~ a l t e r n a t i n g ~ c o r e ~ a n d ~ I O P ~\) accesses \\
\(01=\) processor's core (PM and DM) buses 10=I/O processor's I/O bus \\
Eliminates contention at the external port when both the processor's core and IOP try to read or write off-chip during the same cycle \\
Not related to the function of the CPA pin (core priority access).
\end{tabular} \\
\hline
\end{tabular}

\section*{Control and Status Registers}

Table E-25. SYSCON register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 18 & DCPR & \begin{tabular}{l} 
DMA channels 8 and 9 priority. \\
Specifies how the processor prioritizes \\
accesses of the external ADDR23-0 and DATA 31-0 \\
buses between DMA channels 8 and 9 when both \\
attempt to read or write off-chip during the \\
same cycle. \\
0=sequential \\
Send entire block of data from one DMA \\
channel before servicing the next one, \\
starting with channel 8. \\
\(1=\)\begin{tabular}{l} 
rotating \\
Send one data word per cycle, alternating \\
between each DMA channel, starting with \\
channel 8.
\end{tabular} \\
\hline \(19-31\) \\
Reserved
\end{tabular} \\
\hline
\end{tabular}

\section*{IOP Registers}

\section*{SYSTAT \\ System Status Register}

The SYSTAT register provides status information on system functions, primarily for multiprocessor systems.

For details on using the SYSTAT register, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 7, Multiprocessing
- Chapter 8, Host Interface

In this manual, see Appendix A, Instruction Set Reference.
The SYSTAT register is memory-mapped in internal memory at address \(0 \times 0003\).

After reset, all bits in SYSTAT, except IDC (1:0) and CRBM (1:0), are initialized to zero ( 0 ) as shown in Figure E-19. After reset, IDC (1:0) is equal to the value of the processor's \(\mathrm{ID}_{1-0}\) inputs, and CRBM (1:0) is equal to the ID of the current bus master.

\section*{Control and Status Registers}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}


Figure E-19. SYSTAT register bits

\section*{IOP Registers}

Table E-26 lists and describes the individual bits of the SYSTAT register.
Table E-26. SYSTAT register
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 0 & HSTM & \begin{tabular}{l}
Host mastership. \\
Indicates whether or not the host processor is the current bus master.
\[
\begin{aligned}
& 0=\text { bus slave } \\
& 1=\text { bus master }
\end{aligned}
\]
\end{tabular} \\
\hline 1 & BSYN & \begin{tabular}{l}
Bus synchronization. \\
Indicates whether or not bus arbitration logic is synchronized. \\
\(0=\) unsynchronized \\
1= synchronized
\end{tabular} \\
\hline 2-3 & \multicolumn{2}{|l|}{Reserved} \\
\hline 4-5 & CRBM & \begin{tabular}{l}
Current bus master. \\
Identifies the ID code of the ADSP-21065L that is the current bus master. \\
If CRBM = ID of this processor, this processor is the current bus master. \\
CRBM is valid only for \(I D_{2-0}>0\). \\
When \(I_{2-0}=000\), CRBM is always 1.
\end{tabular} \\
\hline 6-7 & \multicolumn{2}{|l|}{Reserved} \\
\hline
\end{tabular}

Table E-26. SYSTAT register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 8-9 & I DC & ```
ID code (ID 1-0) of the processor.
Identifies the IDx code of this processor.
00=reserved for single-processor systems only
01= ID1
10= ID2
11= reserved
``` \\
\hline 10-11 & \multicolumn{2}{|l|}{Reserved} \\
\hline 12 & SWPD & \begin{tabular}{l}
Slave write pending data. \\
Indicates whether valid data is pending in the slave write FIFO. \\
\(0=\) No data pending \\
CLeared after the processor transfers data in the slave write FIFO to the target IOP register. \\
\(1=\) Data pending \\
Set when the slave write FIFO receives new data.
\end{tabular} \\
\hline 13 & VIPD & \begin{tabular}{l}
Vector interrupt pending. \\
Indicates whether or not a vector interrupt is pending.
\[
\begin{aligned}
& 0=\text { none pending } \\
& 1=\text { pending }
\end{aligned}
\]
\end{tabular} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-26. SYSTAT register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline 14 & HPS & \begin{tabular}{l} 
Host packing status. \\
Indicates the progress of the host access pack- \\
ing procedure. \\
\(0=\) fully packed \\
\(1=\) partially packed
\end{tabular} \\
\hline \(15-31\) & \multicolumn{2}{|l|}{ Reserved } \\
\hline
\end{tabular}

\section*{WAIT \\ External Memory Wait State Control Register}

Applications use the WAIT register to set up external memory wait states and the processor's response to the ACK signal.

For details on using the WAIT register, in ADSP-21065L SHARC DSP User's Manual see:
- Chapter 5, Memory
- Chapter 6, DMA
- Chapter 7, Multiprocessing
- Chapter 12, System Design

In this manual, see Appendix A, Instruction Set Reference.
The WAIT register is memory-mapped in internal memory at address \(0 \times 0002\).

After reset, the WAIT register is initialized to \(0 \times 21\) AD 6B5A as shown in Figure E-20 on page E-112. This configures the processor for:
- Six internal wait states.
- Dependence on ACK for all external memory banks.
- Multiprocessor memory space wait state enabled

\section*{IOP Registers}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 1 \\
\hline \multicolumn{3}{|l|}{\multirow[t]{4}{*}{\begin{tabular}{l}
HIDMA \\
Handshake Idle Cycle for DMA
\end{tabular}}} & \multicolumn{4}{|r|}{\multirow[t]{4}{*}{\begin{tabular}{l}
MMSWS \\
Multiprocessor \\
Mem. Space \\
Wait State
\end{tabular}}} & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{\begin{tabular}{l}
RBWS \\
ROM Boot Wait State
\end{tabular}}} & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{RBWM ROM Boot Wait Mode}} & & & \\
\hline & & & & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & & & \\
\hline
\end{tabular}
EB3WM (high bit) Ext. Mem. Bnk 3 Wait State Mode
EB3WS
Ext. Mem. Bnk 3 \# of Wait States


Figure E-20. WAIT register bits

Table E-27 lists and describes the individual bits of the WAIT register.
Table E-27. WAIT register
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 0-1 & EBOWM & ```
External bank 0 wait state mode
00= external acknowledge only (ACK)
01= internal wait states only
10= both internal and external acknowledge
    required
11= either internal or external acknowledge
    required
``` \\
\hline 2-4 & EBOWS & \begin{tabular}{l}
External bank 0 number of wait states. \\
\(000=0\) wait states; no bus idle cycle \({ }^{1}\); no hold time cycle \({ }^{2}\) \\
\(001=1\) wait state; a bus idle cycle; no hold time cycle \\
\(010=2\) wait states; a bus idle cycle; no hold time cycle \\
\(011=3\) wait states; a bus idle cycle; no hold time cycle \\
\(100=4\) wait states; no bus idle cycle; a hold time cycle \\
101=5 wait states; no bus idle cycle; a hold time cycle \\
\(110=6\) wait states; no bus idle cycle; a hold time cycle \\
111=0 wait states; a bus idle cycle; no hold time cycle
\end{tabular} \\
\hline 5-6 & EB1WM & \begin{tabular}{l}
External bank 1 wait state mode. \\
For parameter values, see EBOWM parameter on page E-113.
\end{tabular} \\
\hline
\end{tabular}

\section*{IOP Registers}

Table E-27. WAIT register (Cont'd)
\begin{tabular}{|c|c|c|}
\hline Bit & Name & Description \\
\hline 7-9 & EB1WS & \begin{tabular}{l}
External bank 1 number of wait states. \\
For parameter values, see EBOWS parameter on page E-113.
\end{tabular} \\
\hline 10-11 & EB2WM & \begin{tabular}{l}
External bank 2 wait state mode. \\
For parameter values, see EBOWM parameter on page E-113.
\end{tabular} \\
\hline 12-14 & EB2WS & \begin{tabular}{l}
External bank 2 number of wait states. \\
For parameter values, see EBOWS parameter on page E-113.
\end{tabular} \\
\hline 15-16 & EB3WM & \begin{tabular}{l}
External bank 3 wait state mode. \\
For parameter values, see EBOWM parameter on page E-113.
\end{tabular} \\
\hline 17-19 & EB3WS & \begin{tabular}{l}
External bank 3 number of wait states. \\
For parameter values, see EBOWS parameter on page E-113.
\end{tabular} \\
\hline 20-21 & RBWM & \begin{tabular}{l}
ROM boot wait mode. \\
Controls the wait mode for accesses that use the \(\overline{B M S}\) pin. See the BSO bit in Table E-25 on page E-101. \\
For parameter values, see EBOWM parameter on page E-113.
\end{tabular} \\
\hline 22-24 & RBWS & \begin{tabular}{l}
ROM boot wait state. \\
Controls the wait state for accesses that use the \(\overline{B M S}\) pin. See the BSO bit in Table E-25 on page E-101. \\
For parameter values, see EBOWS parameter on page E-113.
\end{tabular} \\
\hline
\end{tabular}

Table E-27. WAIT register (Cont'd)
\begin{tabular}{|l|l|l|}
\hline Bit & Name & Description \\
\hline \hline \(25-28\) & Reserved \\
\hline 29 & MMSWS & \begin{tabular}{l} 
Multiprocessor memory space wait state. \\
Single wait state for multiprocessor memory \\
space accesses.
\end{tabular} \\
\hline 30 & HIDMA & \begin{tabular}{l} 
Handshake idle cycle for DMA. \\
Single idle cycle for DMA handshake.
\end{tabular} \\
\hline 31 & \multicolumn{2}{|l|}{ Reserved } \\
\hline
\end{tabular}

1 Bus idle cycle = an inactive bus cycle the processor automatically generates to avoid bus driving conflicts. For d devices with slow disable time, enable bus idle cycle generation with EBxWS parameter. Does not apply to SDRAM accesses.
2 Hold time cycle = an inactive bus cycle the processor automatically generates at the end of a read or write operation to provide a longer hold time for address and data. When enabled, the address and data remain unchanged and driven for one cycle after the read or write strobes are deasserted. Does not apply to SDRAM accesses.
Both the bus idle cycle and the hold time cycle occur if programmed, regardless of the wait state mode. For example, the ACK-only wait state mode can have a hold time cycle programmed for it.

\section*{SYMBOL DEFINITIONS FILE (def21065L.h)}

To program the IOP registers, you write to the appropriate address in memory. You can use the symbolic names of the registers and individual bits in your application software-the file def21065L.h, which is provided in the INCLUDE directory of the ADSP-21000 Family Development Software-contains the 非define definitions for these symbols.

Listing E. 6 is the def21065L.h file, provided here for reference.
Listing E.6. def2 1065L.h
\(\qquad\)
def21065L.h-SYSTEM AND IOP REGISTER BIT AND ADDRESS DEFINITIONS FOR ADSP-21065L

Last Modification on: June 26, 1998
This include file contains a list of macro defines to enable the programmer to use symbolic names for all of the system register bits for the ADSP-21065L. It also contains macros for the IOP register addresses and some bit fields.
\(\qquad\)
/* MODE1 register */
\#define BR8 0x00000001
\#define BR0 \#define SRCU \#define SRD1H \#define SRD1L \#define SRD2H \#define SRD2L \#define SRRFH \#define SRRFL \#define NESTM \#define IRPTEN \#define ALUSAT \#define SSE \#define TRUNC \#define RND32 \#define CSEL

0x00000001
\(0 \times 00000002 \quad / *\) Bit 1: Bit-reverse for I0 (uses DMS0-only)*/
\(0 \times 00000004 \quad / *\) Bit 2: Alt. reg. select for comp. units */
\(0 \times 00000008 \quad / *\) Bit 3: DAG1 alt. register select (7-4) */
0x00000010 /* Bit 4: DAG1 alt. register select (3-0) */
0x00000020 /* Bit 5: DAG2 alt. reg. select (15-12) */
0x00000040 /* Bit 6: DAG2 alt. register select (11-8) */
0x00000080 /* Bit 7: Reg. File alt. select - R(15-8) */
0x00000400 /* Bit 0: Reg. File alt. select - R(7-0) */
0x00000800 /* Bit 11: Interrupt nesting enable */
0x00001000 /* Bit 12: Global interrupt enable */
0x00002000 /* Bit 13: Enable ALU fixed-pt. saturation */
0x00004000 /* Bit 14: Enable short word sign exten. */
0x00008000 /* Bit 15: \(1=\) flt-pt. trunc. \(0=\) Rnd to near */
0x00010000 /* Bit 16: 1=32b flt-pt.round. 0=40b rnd */
0x00060000 /* Bit 17-18: CSelect: Bus Mastership */

\section*{Control and Status Registers}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{/* MODE2 register */} \\
\hline \#define IRQ0E & 0x00000001 & /* Bit 0: IRQ0-1=edge sens. \(0=\) level sens. */ \\
\hline \#define IRQ1E & 0x00000002 & /* Bit 1: IRQ1-1=edge sens. \(0=\) level sens. */ \\
\hline \#define IRQ2E & 0x00000004 & /* Bit 2: IRQ2-1=edge sens. \(0=\) level sens. */ \\
\hline \multicolumn{3}{|l|}{\#define PERIOD CNT0} \\
\hline & 0x00000008 & /* Bit 3: Enable Period Count */ \\
\hline \#define CADIS & 0x00000010 & /* Bit 4: Cache disable */ \\
\hline \#define TIMEN0 & 0x00000020 & /* Bit 5: Timer0 enable */ \\
\hline \#define BUSLK & 0x00000040 & /* Bit 6: External bus lock */ \\
\hline \#define PWMOUT0 & 0x00000080 & /* Bit 7: PWMOUT/WIDTH_CNT control-Timer0 */ \\
\hline \#define INT_HI0 & 0x00000100 & /* Bit 8: Interrupt Vector location */ \\
\hline \multicolumn{3}{|l|}{\#define PULSE_HIO} \\
\hline & 0x00000200 & /* Bit 9: Pulse transition edge select */ \\
\hline \multicolumn{3}{|l|}{\#define PERIOD_CNT1} \\
\hline & 0x00000400 & /* Bit 10: Enable Period Count */ \\
\hline \#define TIMEN1 & 0x00000800 & /* Bit 11: Timer0 enable */ \\
\hline \#define PWMOUT1 & 0x00001000 & /* Bit 12: PWMOUT/WIDTH_CNT ctrl-Timer1 */ \\
\hline \#define INT_HI1 & 0x00002000 & /* Bit 13: Interrupt Vector location */ \\
\hline \multicolumn{3}{|l|}{\#define PULSE_HI1} \\
\hline & 0x00004000 & /* Bit 14: Pulse transition edge select */ \\
\hline \#define FLG00 & 0x00008000 & /* Bit 15: FLAG0 \(1=\) output \(0=\) input */ \\
\hline \#define FLG1O & 0x00010000 & /* Bit 16: FLAG1 \(1=\) output \(0=\) input */ \\
\hline \#define FLG2O & 0x00020000 & /* Bit 17: FLAG2 \(1=\) output \(0=\) input */ \\
\hline \#define FLG3O & 0x00040000 & /* Bit 18: FLAG3 1=output 0=input */ \\
\hline \#define CAFRZ & 0x00080000 & /* Bit 19: Cache freeze */ \\
\hline \multicolumn{3}{|l|}{/* ASTAT register */} \\
\hline \#define AZ & 0x00000001 & /* Bit 0: ALU result 0 or flt-pt. undrflw */ \\
\hline \#define AV & 0x00000002 & /* Bit 1: ALU overflow */ \\
\hline \#define AN & 0x00000004 & /* Bit 2: ALU result negative */ \\
\hline \#define AC & 0x00000008 & /* Bit 3: ALU fixed-pt. carry */ \\
\hline \#define AS & 0x00000010 & /* Bit 4: ALU X input sign (ABS \& MANT ops) */ \\
\hline \#define AI & 0x00000020 & /* Bit 5: ALU fltg-pt. invalid operation */ \\
\hline \#define MN & 0x00000040 & /* Bit 6: Multiplier result negative */ \\
\hline \#define MV & 0x00000080 & /* Bit 7: Multiplier overflow */ \\
\hline \#define MU & 0x00000100 & /* Bit 8: Multiplier flt-pt. underflow */ \\
\hline \#define MI & 0x00000200 & /* Bit 9: Multiplier flt-pt. invalid op. */ \\
\hline \#define AF & 0x00000400 & /* Bit 10: ALU fltg-pt. op. */ \\
\hline \#define SV & 0x00000800 & /* Bit 11: Shifter overflow */ \\
\hline \#define SZ & 0x00001000 & /* Bit 12: Shifter result zero */ \\
\hline \#define SS & 0x00002000 & /* Bit 13: Shifter input sign */ \\
\hline \#define BTF & 0x00040000 & /* Bit 18: Bit test flag for system regs. */ \\
\hline \#define FLG0 & 0x00080000 & /* Bit 19: FLAG0 value */ \\
\hline
\end{tabular}

\section*{SYMBOL DEFINITIONS FILE (def21065L.h)}
\#define FLG1
\#define FLG2
\#define FLG3
\#define CACC0
\#define CACC1
\#define CACC2
\#define CACC3
\#define CACC4
\#define CACC5
\#define CACC6
\#define CACC7
/* STKY register */
\#define AUS
\#define AVS
\#define AOS
\#define AIS
\#define MOS
\#define MVS
\#define MUS
\#define MIS
\#define CB7S
\#define CB15S \#define PCFL \#define PCEM \#define SSOV \#define SSEM \#define LSOV \#define LSEM
\begin{tabular}{ll} 
0x00100000 & /* Bit 20: FLAG1 value */ \\
0x00200000 & /* Bit 21: FLAG2 value */ \\
0x00400000 & /* Bit 22: FLAG3 value */ \\
0x01000000 & /* Bit 24: Compare Accumulation Bit 0 */ \\
0x02000000 & /* Bit 25: Compare Accumulation Bit 1 */ \\
0x04000000 & /* Bit 26: Compare Accumulation Bit 2 */ \\
0x08000000 & /* Bit 27: Compare Accumulation Bit 3 */ \\
0x10000000 & /* Bit 28: Compare Accumulation Bit \(4 * /\) \\
0x20000000 & /* Bit 29: Compare Accumulation Bit \(5 * /\) \\
0x40000000 & /* Bit 30: Compare Accumulation Bit 6 */ \\
0x80000000 & /* Bit 31: Compare Accumulation Bit 7 */
\end{tabular}

0x00000001 /* Bit 0: ALU flt-pt. underflow */
0x00000002 /* Bit 1: ALU flt-pt. overflow */
0x00000004 /* Bit 2: ALU fixed-pt. overflow */
0x00000020 /* Bit 5: ALU flt-pt. invalid operation */
0x00000040 /* Bit 6: Multiplier fixed-pt. overflow */
0x00000080 /* Bit 7: Multiplier flt-pt. overflow */
0x00000100 /* Bit 8: Multiplier flt-pt. underflow */
0x00000200 /* Bit 9: Multiplier flt-pt. invalid op. */
0x00020000 /* Bit 17: DAG1 circular buffer 7 overflow */
0x00040000 /* Bit 18: DAG2 circular buffer 15 ovrflw */
0x00200000 /* Bit 21: PC stack full */
0x00400000 /* Bit 22: PC stack empty */
0x00800000 /* Bit 23: Status stack overflow (MODE1\&ASTAT) */
0x01000000 /* Bit 24: Status stack empty */
0x02000000 /* Bit 25: Loop stack overflow */
0x04000000 /* Bit 26: Loop stack empty */
/* IRPTL and IMASK and IMASKP registers */
\#define RSTI \(0 x 00000002 \quad / *\) Bit 1: Offset: 04 : Reset */
\#define TMZHI
\#define VIRPTI
\#define IRQ2I
\#define IRQ1I
\#define IRQ0I
\#define SPR0I
\#define SPR1I
\#define SPT0I
\#define SPT1I
\#define EP0I
\#define EP1I
\#define SOVFI 0x00000008 /* Bit 3: Offset: 0c: Stack overflow */
0x00000010 /* Bit 4: Offset: 10: Timer=0 (high prir.) */
0x00000020 /* Bit 5: Offset: 14: Vector interrupt */
0x00000040 /* Bit 6: Offset: 18: IRQ2- asserted */
0x00000080 /* Bit 7: Offset: 1c: IRQ1- asserted */
0x00000100 /* Bit 8: Offset: 20: IRQ0- asserted */
0x00000400 /* Bit 10: Offset: 28: SPORT0 receive */
0x00000800 /* Bit 11: Offset: 2c: SPORT1 receive */
0x00001000 /* Bit 12: Offset: 30: SPORT0 transmit */
0x00002000 /* Bit 13: Offset: 34: SPORT1 transmit */
0x00010000 /* Bit 16: Offset: 40: Ext. port chn 0 DMA */
0x00020000 /* Bit 17: Offset: 44: Ext. port chn 1 DMA */

\section*{Control and Status Registers}
\begin{tabular}{|c|c|c|}
\hline \#define CB7I & 0x00200000 & /* Bit 21: Offset: 54: Cir. buff 7 ovrflw */ \\
\hline \#define CB15I & 0x00400000 & /* Bit 22: Offset: 58: Cir. buff 15 ovrflw */ \\
\hline \#define TMZLI & 0x00800000 & /* Bit 23: Offset: 5c: Timer=0 (low prir.) */ \\
\hline \#define FIXI & 0x01000000 & /* Bit 24: Offset: 60: Fixed-pt. overflow */ \\
\hline \#define FLTOI & 0x02000000 & /* Bit 25: Offset: 64: fltg-pt. overflow */ \\
\hline \#define FLTUI & 0x04000000 & /* Bit 26: Offset: 68: fltg-pt. underflow */ \\
\hline \#define FLTII & 0x08000000 & /* Bit 27: Offset: 6c: fltg-pt. invalid */ \\
\hline \#define SFT0I & 0x10000000 & /* Bit 28: Offset: 70: user software int 0 */ \\
\hline \#define SFT1I & 0x20000000 & /* Bit 29: Offset: 74: user software int 1 */ \\
\hline \#define SFT2I & 0x40000000 & /* Bit 30: Offset: 78: user software int 2 */ \\
\hline \#define SFT3I & 0x80000000 & /* Bit 31: Offset: 7c: user software int 3 */ \\
\hline \multicolumn{3}{|l|}{/* SYSCON Register */} \\
\hline \#define SYSCON & 0x00 & /* Memory mapped System Config. Reg. */ \\
\hline \#define SRST & 0x00000001 & /*Soft Reset */ \\
\hline \#define BSO & 0x00000002 & /* Boot Select Override */ \\
\hline \#define IIVT & 0x00000004 & /* Internal Interrupt Vector Table */ \\
\hline \#define HBW00 & 0x00000000 & /* Host Bus Width: 32bit */ \\
\hline \#define HBW01 & 0x00000010 & /* Host Bus Width: 16bit */ \\
\hline \#define HBW10 & 0x00000020 & /* Host Bus Width: 8bit */ \\
\hline \#define HMSWF & 0x00000040 & /* Host packing order ( \(0=\) LSW first, \(1=\) MSW \()\) */ \\
\hline \#define HPFLSH & 0x00000080 & /* Host pack flush */ \\
\hline \#define IMDW0X & 0x00000100 & /* Int. memory blk0, extended data (40b) */ \\
\hline \#define IMDW1X & 0x00000200 & /* Int. memory blk1, extended data (40b) */ \\
\hline \#define EBPR00 & 0x00000000 & /* Ext. bus priority: Even */ \\
\hline \#define EBPR01 & 0x00010000 & /* Ext. bus priority: Core has priority */ \\
\hline \#define EBPR10 & 0x00020000 & /* Ext. bus priority: IO has priority */ \\
\hline \#define DCPR & 0x00040000 & /* Sel. rotating access prir. - DMA8-DMA9 */ \\
\hline \multicolumn{3}{|l|}{/* SYSTAT Register */} \\
\hline \#define SYSTAT & 0x03 & /* Memory mapped System Status Register */ \\
\hline \#define HSTM & 0x00000001 & /* Host is the Bus Master */ \\
\hline \#define BSYN & 0x00000002 & /* Bus arbitration logic is synchronized */ \\
\hline \#define CRBM & 0x00000030 & /* Current ADSP21065L Bus Master */ \\
\hline \#define IDC & 0x00000300 & /* ADSP21065L ID Code */ \\
\hline \#define SWPD & 0x00001000 & /* Slave write FIFO data pending */ \\
\hline \#define VIPD & 0x00002000 & /* Vector interrupt pending \((1=\) pending \() * /\) \\
\hline \#define HPS & 0x00004000 & /* Host pack status */ \\
\hline /* & & SYSTEM registers \\
\hline \#define SYSCON & 0x00 & /* System configuration register */ \\
\hline \#define VIRPT & 0x01 & /* Vector interrupt table */ \\
\hline \#define WAIT & 0x02 & /* Wait state config. for ext. memory */ \\
\hline \#define SYSTAT & 0x03 & /* System status register */ \\
\hline
\end{tabular}

\section*{SYMBOL DEFINITIONS FILE (def21065L.h)}


\section*{Control and Status Registers}
\begin{tabular}{|c|c|c|}
\hline \#define IIR0B & 0x30 & /* DMA channel 1 index reg. */ \\
\hline \#define IMR0B & 0x31 & /* DMA channel 1 modify reg. */ \\
\hline \#define CR0B & 0x32 & /* DMA channel 1 count reg. */ \\
\hline \#define CPR0B & 0x33 & /* DMA channel 1 chain pointer reg. */ \\
\hline \#define GPR0B & 0x34 & /* DMA channel 1 general purpose reg. */ \\
\hline \#define DMASTAT & 0x37 & /* DMA channel status register */ \\
\hline \#define IIR1A & 0x68 & /* DMA channel 2 index reg. */ \\
\hline \#define IMR1A & 0x69 & /* DMA channel 2 modify reg. */ \\
\hline \#define CR1A & \(0 \times 6 \mathrm{~A}\) & /* DMA channel 2 count reg. */ \\
\hline \#define CPR1A & 0x6B & /* DMA channel 2 chain pointer reg. */ \\
\hline \#define GPR1A & \(0 \times 6 \mathrm{C}\) & /* DMA channel 2 general purpose reg. */ \\
\hline \#define IIR1B & 0x38 & /* DMA channel 3 index reg. */ \\
\hline \#define IMR1B & 0x39 & /* DMA channel 3 modify reg. */ \\
\hline \#define CR1B & \(0 \times 3 \mathrm{~A}\) & /* DMA channel 3 count reg. */ \\
\hline \#define CPR1B & \(0 \times 3 \mathrm{~B}\) & /* DMA channel 3 chain pointer reg. */ \\
\hline \#define GPR1B & \(0 \times 3 \mathrm{C}\) & /* DMA channel 3 general purpose reg. */ \\
\hline \#define IIT0A & 0x70 & /* DMA channel 4 index reg. */ \\
\hline \#define IMT0A & 0x71 & /* DMA channel 4 modify reg. */ \\
\hline \#define CT0A & 0x72 & /* DMA channel 4 count reg. */ \\
\hline \#define CPT0A & 0x73 & /* DMA channel 4 chain pointer reg. */ \\
\hline \#define GPT0A & 0x74 & /* DMA channel 4 general purpose reg. */ \\
\hline \#define IIT0B & 0x50 & /* DMA channel 5 index reg. */ \\
\hline \#define IMT0B & 0x51 & /* DMA channel 5 modify reg. */ \\
\hline \#define CT0B & 0x52 & /* DMA channel 5 count reg. */ \\
\hline \#define CPT0B & 0x53 & /* DMA channel 5 chain pointer reg. */ \\
\hline \#define GPT0B & 0x54 & /* DMA channel 5 general purpose reg. */ \\
\hline \#define IIT1A & 0x78 & /* DMA channel 6 index reg. */ \\
\hline \#define IMT1A & 0x79 & /* DMA channel 6 modify reg. */ \\
\hline \#define CT1A & 0x7A & /* DMA channel 6 count reg. */ \\
\hline \#define CPT1A & 0x7B & /* DMA channel 6 chain pointer reg. */ \\
\hline \#define GPT1A & 0x7C & /* DMA channel 6 general purpose reg. */ \\
\hline \#define IIT1B & 0x58 & /* DMA channel 7 index reg. */ \\
\hline \#define IMT1B & 0x59 & /* DMA channel 7 modify reg. */ \\
\hline \#define CT1B & \(0 \times 5 \mathrm{~A}\) & /* DMA channel 7 count reg. */ \\
\hline \#define CPT1B & \(0 \times 5 \mathrm{~B}\) & /* DMA channel 7 chain pointer reg. */ \\
\hline \#define GPT1B & \(0 \times 5 \mathrm{C}\) & /* DMA channel 7 general purpose reg. */ \\
\hline
\end{tabular}

\section*{SYMBOL DEFINITIONS FILE (def21065L.h)}
\begin{tabular}{ll} 
\#define IIEP0 & \(0 \times 40\) \\
\#define IMEP0 & \(0 \times 41\) \\
\#define CEP0 & \(0 \times 42\) \\
\#define CPEP0 & \(0 \times 43\) \\
\#define GPEP0 & \(0 \times 44\) \\
\#define EIEP0 & \(0 \times 45\) \\
\#define EMEP0 & \(0 \times 46\) \\
\#define ECEP0 & \(0 \times 47\) \\
& \\
\#define IIEP1 & \(0 \times 48\) \\
\#define IMEP1 & \(0 \times 49\) \\
\#define CEP1 & \(0 \times 4 \mathrm{~A}\) \\
\#define CPEP1 & \(0 \times 4 B\) \\
\#define GPEP1 & \(0 \times 4 \mathrm{C}\) \\
\#define EIEP1 & \(0 \times 4 \mathrm{D}\) \\
\#define EMEP1 & \(0 \times 4 \mathrm{E}\) \\
\#define ECEP1 & \(0 \times 4 \mathrm{~F}\)
\end{tabular}

> /* DMA channel 8 index reg. */
> /* DMA channel 8 modify reg. */
> \(/ *\) DMA channel 8 count reg. */
> /* DMA channel 8 chain pointer reg. */
> /* DMA channel 8 general purpose reg. */
> /* DMA channel 8 external index reg. */
> /* DMA channel 8 external modify reg. */
> /* DMA channel 8 external count reg. */
> /* DMA channel 9 index reg. */
> /* DMA channel 9 modify reg. */
> /* DMA channel 9 count reg. */
> /* DMA channel 9 chain pointer reg. */
> /* DMA channel 9 general purpose reg. */
> /* DMA channel 9 external index reg. */
> /* DMA channel 9 external modify reg. */
> /* DMA channel 9 external count reg. */


\section*{Control and Status Registers}
\begin{tabular}{|c|c|c|}
\hline \#define MTCCS 1 & 0xfa & /* SPORT 1 multichn rev compand selector */ \\
\hline \#define MRCCS1 & 0xfb & /* SPORT 1 multichn rev compand selector */ \\
\hline \#define KEYWD1 & 0xfc & /* SPORT 1 keyword register */ \\
\hline \#define IMASK1 & 0xfd & /* SPORT 1 keyword mask register */ \\
\hline /* & & -Aliases for TX and Rx \\
\hline \#define TX0_A & 0xe2 & /* SPORT 0 transmit data buffer A */ \\
\hline \#define RX0_A & 0xe3 & /* SPORT 0 receive data buffer A */ \\
\hline \#define TX1_A & 0xf2 & /* SPORT 1 transmit data buffer A */ \\
\hline \#define RX1_A & 0xf3 & /* SPORT 1 receive data buffer A */ \\
\hline \#define TX0_B & 0xee & /* SPORT 0 transmit data buffer B */ \\
\hline \#define RX0_B & 0xef & /* SPORT 0 receive data buffer B */ \\
\hline \#define TX1_B & 0xfe & /* SPORT 1 transmit data buffer B */ \\
\hline \#define RX1_B & 0xff & /* SPORT 1 receive data buffer B */ \\
\hline
\end{tabular}

\section*{F INTERRUPT VECTOR ADDRESSES}

Table F-1 lists all processor interrupts according to their bit position in the IRPTL and IMASK registers. Four memory locations separate each interrupt vector. For each vector, Table F-1 also lists the address, mnemonic (not required by the assembler), and priority.

The addresses in the vector table represent offsets from a base address. For an interrupt vector table in internal memory, the base address is \(0 \times 0000\) 8000 , the beginning of Block 0 . For an interrupt vector table in external memory, the base address is \(0 \times 00020000\).

Table F-1. IRPTL/IMASK interrupt vectors and priorities
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Address & Name & Description & Priority \\
\hline 0 & \(0 \times 00\) & \multicolumn{2}{|l|}{Reserved} & \\
\hline 1 & \(0 \times 04\) & RSTI & Reset (read-only, nonmaskable) & \multirow[t]{7}{*}{Highest} \\
\hline 2 & \(0 \times 08\) & \multicolumn{2}{|l|}{Reserved} & \\
\hline 3 & \(0 \times 0 \mathrm{C}\) & SOVFI & Status stack or loop stack overflow or PC full & \\
\hline 4 & \(0 \times 10\) & TMZHI & Timer high priority option & \\
\hline 5 & \(0 \times 14\) & VIRPTI & Vector interrupt & \\
\hline 6 & \(0 \times 18\) & I RQ2 I & \(\overline{\text { IRQ2 }}\) asserted & \\
\hline 7 & \(0 \times 1 \mathrm{C}\) & I RQ1 I & \(\overline{\overline{I R Q 1}}\) asserted & \\
\hline
\end{tabular}

Table F-1. IRPTL/IMASK interrupt vectors and priorities (Cont'd)
\begin{tabular}{|c|c|c|c|c|}
\hline Bit & Address & Name & Description & Priority \\
\hline 8 & \(0 \times 20\) & I RQ0 I & \(\overline{\text { IRQO }}\) asserted & \\
\hline 9 & \(0 \times 24\) & \multicolumn{2}{|l|}{Reserved} & \\
\hline 10 & \(0 \times 28\) & SPR0I & DMA channel 0/1; SPORTO receive A\&B & \\
\hline 11 & \(0 \times 2 \mathrm{C}\) & SPR1I & DMA channe1 2/3; SPORT1 receive A\&B & \\
\hline 12 & \(0 \times 30\) & SPT0I & DMA channe1 4/5; SPORTO transmit A\&B & \\
\hline 13 & \(0 \times 34\) & SPT1I & DMA channe1 6/7; SPORT1 transmit A\&B & \\
\hline 14 & \(0 \times 38\) & \multicolumn{2}{|l|}{Reserved} & \\
\hline 15 & \(0 \times 3 \mathrm{C}\) & \multicolumn{2}{|l|}{Reserved} & \\
\hline 16 & \(0 \times 40\) & EPOI & DMA channel 8; Ext. port buffer 0 & \\
\hline 17 & \(0 \times 44\) & EP1I & DMA channel 9; Ext. port buffer 1 & \\
\hline 18 & \(0 \times 48\) & \multicolumn{2}{|l|}{Reserved} & \\
\hline 19 & \(0 \times 4 C\) & \multicolumn{2}{|l|}{Reserved} & \\
\hline 20 & \(0 \times 50\) & \multicolumn{2}{|l|}{Reserved} & \\
\hline 21 & \(0 \times 54\) & CB7 I & Circular buffer 7 overflow & \\
\hline 22 & \(0 \times 58\) & CB15 I & Circular buffer 15 overflow & \\
\hline 23 & \(0 \times 5 \mathrm{C}\) & TMZLI & Timer low priority option & \\
\hline
\end{tabular}

Table F-1. IRPTL/IMASK interrupt vectors and priorities (Cont'd)
\begin{tabular}{|l|l|l|l|l|}
\hline Bit & Address & Name & Description & Priority \\
\hline \hline 24 & \(0 \times 60\) & FIXI & Fixed-point overflow & \\
\hline 25 & \(0 \times 64\) & FLT0I & \begin{tabular}{l} 
Floating-point overflow \\
exception
\end{tabular} & \\
\hline 26 & \(0 \times 68\) & FLTUI & \begin{tabular}{l} 
Floating-point underflow \\
exception
\end{tabular} & \\
\hline 27 & \(0 \times 6\) C & FLTII & \begin{tabular}{l} 
Floating-point invalid \\
exception
\end{tabular} & \\
\hline 28 & \(0 \times 70\) & SFT0I & User software interrupt 0 & \\
\hline 29 & \(0 \times 74\) & SFT1I & User software interrupt 1 & \\
\hline 30 & \(0 \times 78\) & SFT2I & User software interrupt 2 & \\
\hline 31 & \(0 \times 7 C\) & SFT3I & User software interrupt 3 & \multirow{2}{*}{ Lowest } \\
\hline
\end{tabular}

When an external source boots the processor's on-chip SRAM, the interrupt vector table is located in internal memory. When the processor is in "no boot" mode because it will execute from off-chip memory, the interrupt vector table must be located in the off-chip memory. When an external EPROM or host boots the processor's SRAM, the processor automatically sets bit 16 of IMASK (the EPOI interrupt for DMA channel 8) to 1 following reset to enable the \(D M A\) done interrupt for channel 8. It initializes IRPTL to all 0 s following reset.

Applications can use the IIVT bit in the SYSCON control register to override the booting mode, which determines the location of the interrupt vector table. If the processor is in "no boot" mode, setting IIVT to 1 selects an internal vector table, and setting IIVT to 0 selects an external vector table. IIVT has no effect when an external source boots the processor while it is in other than "no boot" mode.

Figure F-1 on page F-5 shows the bit values in the IRPTL and IMASK registers. The default values are valid for the IMASK register only; the processor clears IRPTL after reset. For IMASK, \(1=\) unmasked (enabled), and \(0=\operatorname{masked}(e n a b l e d)\).



Figure F-1. IRPTL/IMASK register bit values

\section*{I INDEX}

\section*{Symbols}
"Group I Instructions (Compute \& Move)" on page A-28 A-2

\section*{Numerics}

32- and 48-bit memory words, using 5-30
32-bit data starting memory address 5-35

\section*{A}

AC (ALU fixed-point carry) bit 2-16 described 2-18
fixed-point logic operations and 2-18 setting and clearing 2-18
AC condition 3-13
Access address fields for external memory space 5-26
Access restrictions
for internal buses 5-27
memory space 5-27
Access timing
external memory space 5-65
bus master reads 5-66
bus master writes 5-67 diagram of 5-65
external bus control 5-65
multiprocessor memory space 5-65, 5-67
diagram of 5-68
Accessing data over the PM bus 5-10
ACK
EPROM booting 12-52
extending off-chip memory accesses 5-53
external memory space interface and 5-47
IOP register writes and 7-26
multiprocessing and 12-52
pin definition 12-7
single-word EPBx data transfers and 7-28
state after reset 12-22
Act command 10-30
Address boundaries
external memory space 5-19
internal memory space 5-19
multiprocessor memory space 5-19
reserved addresses 5-19
Address decoding table for memory accesses 5-20
Address ranges for instructions and data 5-34

Address regions of internal memory space 5-23
Addressing
32-bit data starting memory address 5-35
data accesses of external memory space 5-52
direct 5-11
immediate 5-11
indirect 5-11
ADDRx
and host accesses 8-11
EPROM booting and 12-54
external memory space interface and 5-44
generating addresses outside the address range of external memory space 6-30
parallel SDRAM refresh command 10-28
pin definition 12-4
state after reset 12-22
ADI product information, sources of -xix, -xiii
ADI product literature -xxiv, -xviii
ADREDY bit (active drive REDY) switching between open and active-drain output 8-12
ADSP-21065L block diagram 6-2
AF (ALU floating-point operation) bit 2-16
described 2-19
AI (ALU floating-point invalid operation) bit 2-16
described 2-19
setting 2-19
AIS (ALU floating-point invalid operation) bit 2-17
described 2-19
setting 2-19
Alternate DAG registers 4-3
architecture 4-4
context switching and 4-3
described 4-3
diagram of 4-4
MODE1 control bits for 4-5
SRD1H (DAG1 alternate register select 7-4) 4-5
SRD1L (DAG1 alternate register select 3-0) 4-5
SRD2H (DAG2 alternate register select 15-12) 4-5
SRD2L (DAG2 alternate register select 11-8) 4-5
Alternate register file registers 2-11
context switching 2-11
control bits 2-11
described 2-11
effect latency of activation 2-11
selecting the active sets 2-11
SRRFH 2-11
SRRFL 2-11
ALU
data formats 2-12
described 2-1
instruction set summary 2-21
instruction types 2-12
operating modes 2-14
see \(A L U\) operating modes
status flags 2-16 see \(A L U\) status flags
ALU fixed-point saturation mode 2-14
ALU overflow flag and 2-15
described 2-14
negative overflows 2-15
positive overflows 2-14
ALU floating-point rounding boundary 2-15
32-bit IEEE results 2-15
40-bit results 2-15
fixed- to floating-point conversion 2-15
floating-point results, format of 2-15
ALU floating-point rounding modes 2-15
round-to-nearest 2-15
round-to-zero 2-15
ALU instruction set, summary of 2-21
ALU operating modes 2-14
ALUSAT (ALU saturation mode) bit 2-14
fixed-point saturation mode 2-14 see \(A L U\) fixed-point saturation mode
MODE1 control bits 2-14
RND32 (floating-point rounding boundary) bit 2-14
TRUNC (floating-point rounding mode) bit 2-14

ALU operation
CACC status flag updates 2-16 compare accumulate operations 2-19
fixed- to floating-point conversion 2-15
fixed-point results 2-13
floating-point rounding boundary 2-15
see ALU floating-point rounding boundary
floating-point rounding modes 2-15
see ALU floating-point rounding modes
status flag updating 2-17
ALU operations
and the register file 2-13
fixed-point inputs 2-13
fixed-point results, storing 2-13
instruction set summary 2-21
operands 2-13
ALU single-function compute operations
COMP (Fx, Fy) B-31
COMP (Rx, Ry) B-11
described B-2
fixed-point, summary of B-3
floating-point, summary of B-4
\(F n=-F x B-32\)
\(\mathrm{Fn}=(\mathrm{Fx}+\mathrm{Fy}) / 2 \mathrm{~B}-30\)
\(\mathrm{Fn}=\mathrm{ABS}(\mathrm{Fx}+\mathrm{Fy}) \mathrm{B}-28\)
\(\mathrm{Fn}=\mathrm{ABS}(\mathrm{Fx}-\mathrm{Fy}) \mathrm{B}-29\)
Fn=ABS Fx B-33

Fn=CLIP Fx BY Fy B-49
\(\mathrm{Fn}=\) FLOAT Rx B-41
Fn=FLOAT Rx BY Ry B-41
\(\mathrm{Fn}=\mathrm{Fx}\) COPYSIGN Fy B-46
\(\mathrm{Fn}=\mathrm{Fx}+\mathrm{Fy} \mathrm{B}-26\)
\(\mathrm{Fn}=\mathrm{Fx}-\mathrm{Fy} \mathrm{B}-27\)
\(\mathrm{Fn}=\mathrm{MAX}(\mathrm{Fx}, \mathrm{Fy}) \mathrm{B}-48\)
Fn=MIN (Fx, Fy) B-47
\(\mathrm{Fn}=\) PASS Fx B-34
Fn=RECIPS Fx B-42
\(\mathrm{Fn}=\) RND Fx B-35
Fn=RSQRTS Fx B-44
Fn=SCALB Fx BY Ry B-36
\(\mathrm{Rn}=-\mathrm{Rx} \mathrm{B}-16\)
\(\mathrm{Rn}=(\mathrm{Rx}-\mathrm{Ry}) / 2 \mathrm{~B}-10\)
\(\mathrm{Rn}=\mathrm{ABS}\) Rx \(\mathrm{B}-17\)
Rn=CLIP Rx BY Ry B-25
Rn=FIX Fx B-39
Rn=FIX Fx BY Ry B-39
Rn=LOGB Fx B-38
Rn=MANT Fx B-37
Rn=MAX (Rx, Ry) B-24
Rn=MIN (Rx, Ry) B-23
Rn=NOT Rx B-22
\(\mathrm{Rn}=\) PASS Rx B-18
\(\mathrm{Rn}=\mathrm{Rx}\) AND Ry B-19
Rn=Rx OR Ry B-20
Rn=Rx XOR Ry B-21
\(\mathrm{Rn}=\mathrm{Rx}+1 \mathrm{~B}-14\)
\(\mathrm{Rn}=\mathrm{Rx}+\mathrm{Cl} \mathrm{B}-12\)
\(\mathrm{Rn}=\mathrm{Rx}+\mathrm{Cl}-1 \mathrm{~B}-13\)
\(\mathrm{Rn}=\mathrm{Rx}+\mathrm{Ry} \mathrm{B}-6\)
\(\mathrm{Rn}=\mathrm{Rx}+\mathrm{Ry}+\mathrm{Cl} \mathrm{B}-8\)
\(\mathrm{Rn}=\mathrm{Rx}-1 \mathrm{~B}-15\)

Rn=Rx-Ry B-7
\(\mathrm{Rn}=\mathrm{Rx}-\mathrm{Ry}+\mathrm{Cl} \mathrm{B}-9\)
Rn=TRUNC Fx B-39
Rn=TRUNC Fx BY Ry B-39
ALU status flags 2-16
AC (ALU fixed-point carry) 2-16
AF (ALU floating-point operation) 2-16
AI (ALU floating-point invalid operation) 2-16
AIS (ALU floating-point invalid operation) 2-17
AN (ALU result negative) 2-16
AOS (ALU fixed-point overflow) 2-17
AS (ALU x input sign) 2-16
ASTAT status bits, summary of 2-16
AUS (ALU floating-point underflow) 2-17
AV (ALU overflow) 2-16
AVS (ALU floating-point overflow) 2-17
AZ (ALU result 0 or floating-point underflow) 2-16
CACC (compare accumulation register) 2-16
CACC update timing 2-16
dual add/subtract (fixed-point) B-96
dual add/subtract (floating-point) B-98
fixed-point carry flag 2-18
floating- to fixed-point
conversions and 2-17
floating-point operation flag 2-19
invalid flag 2-19
negative flag 2-18
overflow flags 2-18
sign flag 2-19
state of 2-16
status register writes, priority of 2-17
sticky status flags 2-16
STKY status bits, summary of 2-17
underflow flags 2-17
updating 2-17
zero flag 2-17
ALUSAT (ALU saturation mode) bit 2-14
AN (ALU result negative) bit 2-16
described 2-18
AOS (ALU fixed-point overflow) bit 2-17
described 2-18
Arithmetic exceptions 3-38
Arithmetic logic (ALU) unit see \(A L U\)
Arithmetic status register, see ASTAT register
Array signal processing 5-29
AS (ALU x input sign) bit 2-16
ABS and MANT operations 2-19
described 2-19
Assembler instruction mnemonics 3-12
ASTAT register 2-16

AC 2-16
AF 2-16
AI 2-16
ALU status flags, summary of 2-16
AN 2-16
AS 2-16
AV 2-16
AZ 2-16
BFT E-6
bit definitions E-10
bitwise operations and 11-14
BTF 3-12
CACC 2-16
conditional instructions and 3-12
CRBM 7-11
default bit values, diagram of E-9
described E-8
flag status updates 12-31
\(\mathrm{FLAG}_{3-0}\) 11-14, 12-29
\(\mathrm{FLAG}_{3-0}\) inputs 12-31
FLAG \(_{3-0}\) outputs 12-33
FLAGx status bits 12-32
FLAGxO status bits 12-32
initialization value \(\mathrm{E}-8\)
MI 2-34
MN 2-34
MU 2-34
multiplier status bits, summary of 2-34
multiplier status flags 2-34
multiprocessing and 7-11
MV 2-34
preserved current values of 3-49

RTI instruction and 3-16
Shifter status bits, summary of 2-45
signaling external devices with FLAGx bits 12-33
SS 2-45
status stack pushes and pops 12-34
status stack save and restore operations 3-48
SV 2-45
SZ 2-45
Asynchronous external interrupts
described 3-51
guarantee sampling 3-51
Asynchronous host transfers 8-9
and SDRAM 8-9
broadcast writes 8-23
see Broadcast writes
\(\overline{\mathrm{CS}} 8-9\)
host driven signals 8-9
Asynchronous inputs 12-3, 12-27
signal recognition phase 12-27
synchronization delay 12-27
Asynchronous transfer timing, see Host asynchronous accesses
AUS (ALU floating-point underflow) bit 2-17
described 2-17
floating- to fixed-point conversions and 2-17
setting 2-18
Automatic wait state option 5-62
AV (ALU overflow) bit 2-16

ALU fixed-point saturation mode and 2-15
described 2-18
AV condition 3-13
AVS (ALU floating-point overflow) bit 2-17
described 2-18
AZ (ALU result 0 or floating-point underflow) bit 2-16
described 2-17
floating- to fixed-point conversions and 2-17
setting 2-17
underflow status 2-18

\section*{B}

B (DAG base address) registers 4-2 circular data buffers and 4-11
Bank activate command (SDRAM), see Act command
BCNT register
BTC and 7-18
bus lock and 7-18
bus mastership timeout counter 7-18
\(\overline{\mathrm{HBR}}\) and 7-18
master processor operation 7-18
BHD (buffer hang disable) bit 8-19, 9-86
single-word EPBx data transfers 7-29
SPORT data buffer read/write results 9-7
SPORT data buffer reads/writes
and 9-15
Bit reversal
bit-reverse instruction 4-14 see Bit-reverse instruction
bit-reverse mode 4-13 see Bit-reverse mode
data addressing 4-13
BIT SET instruction
software interrupts, activating 3-49
Bit test flag bit, see BTF bit
Bit-reverse instruction
BITREV 4-14
described 4-14
index (I) registers and 4-14
operation sequence 4-14
Bit-reverse mode
control bits, summary of 4-14
DAG1 operation 4-13
DAG2 operation 4-13
described 4-13
effect timing 4-14
postmodify addressing operations 4-14
BM condition 3-13, 3-14
BMAX register
bus mastership timeout 7-17
maximum value of 7-17
BMS 5-53
boot mode 12-50
EPROM boot mode 5-53, 12-51
EPROM boot sequence after reset 12-53
EPROM chip select 12-53
host booting 12-56
multiprocessing 12-51
multiprocessor EPROM booting 12-59
multiprocessor host booting 12-59
pin connection 5-53
pin definition 12-13
state after reset 12-23
BMSTR
pin definition 12-13
state after reset 12-22
Boot hold off 12-52
Boot master output, see BMSTR
Boot memory select (BSEL, \(\overline{\mathrm{BMS}}\) )
described 5-53
EPROM boot mode 5-53
pin connections 5-53
Boot memory select, see \(\overline{B M S}\)
Boot mode pins
\(\overline{\mathrm{BMS}}\) 12-50
BSEL 12-50
configurations 12-51
Boot modes
boot sequence and kernel loading 12-54
data packing 12-49
EPROM 5-53, 12-49, 12-51
see EPROM boot mode
host 12-49, 12-56
see Host boot mode
interrupt vector table address 5-30
no boot 5-30, 12-49, 12-60
see No boot mode

\section*{INDEX}
pins, see Boot mode pins
selecting 12-50
when IIVT=15-30
Boot select override, see BSO (boot select override)
Boot sequence and kernel loading 12-51
Booting 12-49
described 12-49
host boot sequence 12-58
loading an entire program 12-49
loading routine 12-49
modes, see Boot modes
multiprocessor systems 12-58
selecting 12-50
Branch instructions
call 3-16
delayed, see Delayed branches
described 3-16
jump 3-16
nondelayed, see Nondelayed branches
parameters 3-16
program memory data accesses 3-11
RTI 3-16
RTS 3-16
Broadcast writes
\(\overline{\mathrm{CS}} 8-23\)
defined 8-23
implementing 8-23
REDY 8-23
\(\overline{\mathrm{BR}} \mathrm{x}\)
BTC and 7-12, 8-8
connection in a multiprocessor system 7-3
multiprocessor bus arbitration 7-10
pin definition 12-14
state after reset 12-22
system bus acquisition 7-12
BSEL 5-53
boot mode 12-50
EPROM boot mode 5-53
host booting 12-56
multiprocessor host booting 12-59
pin connection 5-53
pin definition 12-14
state after reset 12-23
BSO (boot select override)
accessing EPROM after bootstrap 12-55
overriding \(\overline{\text { BMS }} 12-55\)
writing to \(\overline{\mathrm{BMS}}\) memory space 12-56
Bstop command 10-30
defined 10-5
BSYN (bus synchronization) bit 7-22, 7-42, 8-40
BTC
\(\overline{\mathrm{BR}} \mathrm{x}\) and 7-12, 8-8
bus mastership timeout and 7-18
defined 8-5
external accesses and 7-14
external bus in 7-13
multiprocessing events that trigger a 7-12
multiprocessing transfer sequence 7-13
multiprocessor bus arbitration 7-12
without \(\overline{\mathrm{CPA}} 7-19\)
BTF (bit test flag) bit
conditional instruction use E-7
system register bit manipulation instruction E-6
test operation results E-6
XOR operation results E-7
BTST Rx BY 〈data8〉 operation
described B-73
shifter status flags B-73
BTST Rx BY Ry operation
described B-73
shifter status flags B-73
Buffer hang disable bit, see \(B H D\) (buffer hang disable) bit
Burst stop command (SDRAM), see Bstop command
burst type (SDRAM), defined 10-5
Bus arbitration synchronization after reset 7-21
BSYN bit 7-22
bus synchronization scheme 7-21
described 7-21
individual processor reset 7-23
multiprocessor configuration 7-21
processor ID1 operation during 7-23
SRST 7-21
synchronization sequence \(7-22\)

Bus arbitration, multiprocessing 7-10, 7-12
Bus connections
EPBx buffers 8-18
on-chip memory 5-7
Bus hold time cycle
described 5-60
diagram of 5-61
Bus idle cycle
described 5-58
diagram of 5-59
EBxWS bit values 5-60
with following SDRAM access 5-59
Bus lock and semaphores 7-34
bus lock feature 7-34
BUSLK (bus lock) bit, requesting bus lock 7-34
current bus master, identifying 7-34
read-write-modify operations 7-35
read-write-modify operations on semaphores 7-34
requesting bus lock 7-34
semaphore locations 7-34
semaphore, described 7-34
SWPD bit 7-35
Bus lock feature 7-18, 7-34
Bus master condition, see \(B M\) condition
Bus mastership timeout
BCNT register 7-18
BMAX register 7-17

\section*{INDEX}

BTC and 7-18
configuring 7-17
Bus slave, defined 8-4
Bus synchronization
multiprocessor systems 7-11
scheme 7-21
Bus transition cycle, see BTC
BUSLK bit and bus mastership timeout 7-18

\section*{C}

C (DMA count register) 6-31
DMA interrupts and 6-9
CACC (compare accumulation register) bit 2-16
described 2-19
update timing 2-16
Cache hit
defined 3-58
LRU bit and 3-59
triggering 3-59
Cache miss
defined 3-58
LRU bit and 3-59
memory accesses over PM bus 5-10
triggering 3-59
with DAG2 transfers 5-10
Call instructions
conditional branching 3-16
delayed and nondelayed 3-17
described 3-16
indirect, direct, and PC-relative 3-17
program memory data accesses 3-11
\(\overline{\mathrm{CAS}}\)
pin definition 12-10
state after reset 12-22
\(\overline{\mathrm{CAS}}\) before \(\overline{\mathrm{RAS}}\) automatic refresh mode, see \(C B R\)
\(\overline{\text { CAS }}\) latency, defined 10-5
CBR, defined 10-6
Changing external port DMA channel priority assignment, example of 6-38
Channel selection registers
architecture 9-72
channel slot operation 9-72
channel slot/register bit
correspondence 9-72
companding 9-72
MRCCSx 9-72
MRCSx 9-72
MTCCSx 9-72
MTCSx 9-72
operation 9-72
summary of 9-72
Channel slots
capabilities, summary of 9-67
companding 9-72
described 9-67
individual slots, enabling/disabling 9-72
number of 9-67
operation parameters 9-72
synchronization 9-69

CHEN (DMA chaining enable) bit 6-14, 6-39
described 6-15
Chip select, see \(\overline{C S}\)
CHNL (current channel selected)
bits 9-17, 9-38
defined 9-26
described 9-38, 9-71
Circular buffer addressing
address wraparound 4-9
architecture of circular data buffers 4-9
buffer overflow interrupts 4-12 see Circular buffer overflow interrupts
circular buffer operation 4-10 see Circular buffer operation
circular buffer registers 4-11 see Circular buffer registers
index (I) registers and 4-9
modify (M) registers 4-9
postmodify addressing 4-9
premodify addressing 4-9
stepping through each buffer location 4-9
Circular buffer operation 4-10
B register, loading 4-10
data overflows 3-38
first postmodify access 4-10
I (index) register value, updating 4-10
initializing buffer size (number of locations) 4-10
initializing I (index) register value

4-10
L (locations) register initialization 4-10
loading base address of buffer 4-10
set up in assembly language 4-10
Circular buffer overflow interrupts 4-12
address wraparound 4-12
implementing routines that swap I/O buffer pointers 4-12
instructions that generate 4-12
masking 4-13
source of 4-12
STKY register and 4-13
summary of 4-12
Circular buffer registers 4-11
B (DAG base address) registers 4-11
I (DAG index) registers 4-11
L (DAG locations) registers 4-11
M (DAG modify) registers 4-11
Circular data buffers 4-1
addressing 4-9
see Circular buffer addressing
architecture 4-9
assembly language set up 4-10
base address 4-2, 4-9
diagram of 4-9
number of locations in 4-2
operation 4-10
see Circular buffer operation
postmodify addressing operations and 4-7

\section*{INDEX}
registers 4-11
see Circular buffer registers
Cjump/Rframe (type 24)
instruction
described A-81
opcode (Rframe) A-82
opcode (with direct branch) A-82
opcode (with PC-relative branch)
A-82
operations, summary of A-81
syntax summary A-10
CKRE (frame sync clock edge) bit 9-16, 9-21
clock signal options 9-50
defined 9-26
described 9-55
receive data and frame syncs 9-55
transmit data and frame syncs 9-55
Clear interrupt (CI) modifier 3-44
clearing the current interrupt for
reuse 3-49
example code using 3-50
Clear MR register 2-30
Clearing extra DMA requests 6-64
CLKIN
and XTAL 12-26
enabling the internal clock
generator 12-27
frequencies and processor cycles 12-26
JTAG connection 12-40
phase lock, achieving 12-27
pin definition 12-14

SPORT clock and frame sync frequencies 9-41
state after reset 12-23
CLKIN frequencies
FLAGx operations 12-26
host accesses 12-26
\(\overline{\mathrm{IRQ}} \mathrm{x}\) operations 12-26
multiprocessing operations 12-26
of master processor operations 12-26
processor cycles and 12-26
SDRAM operations 12-26
SPORT operations 12-27
wait state programming 12-27
Clock distribution 12-43
controlled impedance transmission line 12-43
end-of-line termination 12-43
propagation delay 12-43
source termination guidelines for using 12-44
source termination, see Source termination
Clock in, see CLKIN
Clock jitter 12-42
Clock skew 12-40, 12-43
Cluster bus
defined 8-5
described 8-44
Cluster multiprocessing 7-6
application of 7-7
configuration 7-7
described 7-7
diagram of 7-7

CMOS input inverter 12-41
CNT_EXPx (timer counter expired) bit 11-6
CNT_OVFx (timer counter overflowed) bit 11-6
COMP (Fx, Fy) (floating-point) operation
ALU status flags B-31
described B-31
COMP (Rx, Ry) (fixed-point)
operation
ALU status flags B-11
ASTAT register and B-11
described B-11
Companding 9-45
described 9-45
expanding in place 9-47
formats 9-44
in place 9-46
multichannel SPORT mode 9-67
operation 9-46
receive comparison enabled and 9-74
standard SPORT mode 9-59
supported algorithms 9-45
Computation units
alternate register file registers 2-11 see Alternate register file registers
ALU 2-12
see \(A L U\)
ALU data formats 2-12
ALU instruction types 2-12
ALU operating modes 2-14
see \(A L U\) operating modes

ALU operations, see \(A L U\)

\section*{operations}
architecture 2-2
data formats 2-4
described 2-1
diagram of 2-2
extended-precision floating-point operations 2-5
fixed-point format 2-7
floating-point exception handling 2-6
interface with internal data buses 2-9
multifunction operations 2-50
see Multifunction operations
multiplier 2-1, 2-26
see Multiplier unit
register file and 2-9
rounding modes 2-7
Shifter unit 2-1, 2-41
see Shifter unit
short word floating-point 2-5
single-precision floating-point
format 2-4
temporary data storage 2-2
Compute (type 2) instruction
described A-32
example A-32
opcode A-32
syntax summary A-4
Compute and move/modify instructions
compute (type 2) instructions A-4
compute/dreg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\),
immediate modify (type 4) instructions A-5
compute/ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\), register modify (type 3) instructions A-4
compute/ureg \(\Leftrightarrow\) ureg (type 5) instructions A-5
IF COND A-4
immediate Shift/dreg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (type 6) instructions A-5
summary of A-4
Compute operation reference compute operations B-1
multifunction operations B-94 see Multifunction operations
multiplier operations B-50 see Multiplier operations
shifter operations B-63 see Shifter operations
single-function operations
see Single-function compute operations
compute operation reference single-function operations B-2
Compute operations
described B-1
types B-1
Compute/dreg \(\Leftrightarrow \mathrm{DM} / \mathrm{dreg} \Leftrightarrow \mathrm{PM}\) (type 1) instruction
described A-30
example A-30
opcode A-30

Compute/dreg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\), immediate modify (type 4) instruction
described A-35
example A-35
opcode A-36
syntax summary A-5
Compute/modify (type 7) instruction
example A-42
opcode A-42
Compute/ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\), register modify (type 3) instruction
example A-33
opcode A-34
syntax summary A-4
Compute/ureg \(\Leftrightarrow\) ureg (type 5) instruction
described A-37
example A-37
opcode A-37
syntax summary A-5
Concurrent DMA accesses of external memory space 6-74
Concurrent DMA accesses of internal memory space 6-74
Condition codes 3-12
AC 3-13
AV 3-13
BM 3-14
EQ 3-13
FLAG0_IN 3-13
FLAG1_IN 3-13
FLAG2_IN 3-13

FLAG3_IN 3-13
FOREVER 3-15
GE 3-14
GT 3-14
LCE 3-14
LE 3-13
LT 3-13
MN 3-13
MV 3-13
NE 3-14
NOT AC 3-14
NOT AV 3-14
NOT BM 3-15
NOT FLAG0_IN 3-14
NOT FLAG1_IN 3-14
NOT FLAG2_IN 3-14
NOT FLAG3_IN 3-14
NOT ICE 3-14
NOT MS 3-14
NOT MV 3-14
NOT SV 3-14
NOT SZ 3-14
NOT TF 3-15
summary of 3-13, A-13
SV 3-13
SZ 3-13
TF 3-14
TRUE 3-15
Conditional instructions
ASTAT register 3-12
bit test flag (BTF) 3-12
branches 3-16
condition codes 3-12
condition codes, summary of

3-13, A-13
conditions 3-12
CRBM in 7-12
executing 3-12
FLAGx bit states and 12-32
FOREVER condition 3-12
IF NOT LCE 3-13
instruction set syntax A-3
LCE condition 3-12
memory writes 5-49
memory writes and decoded memory address lines 5-49
MODE1 register 3-12
NOT LCE condition 3-12
opcode components 3-12
termination codes 3-12
TRUE condition 3-12
Conditions that generate DMA and I/O interrupts 6-47
Configuring SDRAM operation 10-13
Context switching 4-3
alternate register file registers and 2-11
MR registers and 2-29
Control and status registers
bit states E-1
described E-1
IOP registers E-1, E-31 see IOP registers
symbol definitions file (def21065L.h) E-116
system registers E-1 see System registers

Controlled impedance transmission line 12-43
Conventions of notation, global -XXV
Core accesses
FLAGx and system bus accesses 8-48
\(\overline{\mathrm{MS}} \mathrm{x}\) and system bus accesses \(8-48\)
of the system bus 8-48
over the PM bus 5-10
type 10 instruction and system bus accesses 8-48
Core controlled interrupt-driven I/O 6-46
implementing 8-20
Core hang
avoiding 9-15
BHD (buffer hang disable) bit 7-29, 8-19, 9-86
defined 8-19
reads/writes of RX/TX buffer and 9-86
single-word data transfers 7-29
Core priority access
described 7-18
pin 7-11, 12-16
slave processor external bus access sequence 7-19, 7-20
timing diagram 7-19
Counter-based loops
CURLCNTR 3-35
interrupt processing in 3-29
overhead in 3-29
pipelined one-instruction
three-iteration 3-28
pipelined one-instruction two-iteration (2 cycles of overhead) 3-29
restrictions 3-28
CP (chain pointer) register and PCI bit, diagram of 6-40
memory address field 6-39
PCI (program controlled interrupts) bit 6-40
symbolic address restriction 6-44
CP (DMA chain pointer) register 6-31
disabling DMA on a channel 6-39
DMA chaining 6-39
memory address field 6-39
PCI (program controlled
interrupts) bit 6-40
PCI bit, diagram of 6-40
symbolic address restriction 6-44
\(\overline{\mathrm{CPA}}\)
core priority access timing, diagram of 7-19
interrupting DMA transfers 7-18
multiprocessor bus arbitration
7-11
nonmultiprocessing system 7-19
pin definition 12-16
state after reset 12-23
CRBM (current bus master) bit
7-11, 7-42, 8-40
conditional instructions and 7-12
Crosstalk, reducing 12-45

Crystal oscillator terminal, see
XTAL
\(\overline{\mathrm{CS}}\)
accessing a processor 8-11
EPROM boot mode 12-51
implementing broadcast writes 8-23
multiprocessor booting 12-59
pin definition 12-8
state after reset 12-23
CURLCNTR 3-12, 3-34
decrementing 3-34
described 3-34
LCNTR and 3-35
reading the 3-34
value while no loop executing 3-35
write restrictions 3-35
writing to 3-35
Current loop count, see
CURLNCTR
Current loop counter, see CURLCNTR
Cycles, CLKIN frequencies and 12-26

\section*{D}

DAG address output and modification 4-6
address offset modifier 4-6
immediate modifier value 4-6
immediate modifiers 4-8
M (DAG modify) registers 4-6
modify instructions 4-7
postmodify operations 4-6
premodify operations 4-6
DAG modify instructions 4-7
DAG operation 4-6
address output and modification 4-6
see \(D A G\) address output and modification
bit reversal and 4-13
bit-reverse instruction 4-14 see Bit-reverse instruction
bit-reverse mode 4-13
see Bit-reverse mode
circular buffer addressing 4-9 see Circular buffer addressing
dual data accesses and PM and DM bus addresses 5-8
generating internal bus addresses 5-26
generating memory addresses 5-11
indirect addressing 5-11
short word addresses and 4-6
summary of operations 4-6
DAG register transfers 4-15
between DAGs and DM data bus 4-15
data alignment with DM bus 4-15
described 4-15
diagram of 4-15
unsupported instruction sequences 4-16
DAG registers 4-1
alternate registers 4-3
see Alternate DAG registers
architecture 4-2
base address (B) registers 4-2
circular data buffers 4-1, 4-2
DAG1 4-1
DAG2 4-1
described 4-2
diagram of 4-3
index (I) registers 4-2
locations (L) registers 4-2
MODE1 control bits for alternate register set 4-5
modify (M) registers 4-2
operation 4-6
see \(D A G\) operation
pointer increment value 4-2
pointer to memory 4-2
see also DAG1, DAG2
subregister types, summary of 4-2
transfers with 4-15
see \(D A G\) register transfers
DAG1
bit-reverse mode 4-13
described 4-1
immediate I (index) register modifier values 4-8
indirect addressing and the DM bus 5-11
transfers with the DM data bus 4-15
DAG2
bit-reverse mode 4-13
described 4-1
dual data accesses 5-8
immediate I (index) register modifier values 4-8
indirect addressing and the PM bus 5-11
program sequencing 3-7
transfers with the DM data bus 4-15
Data accesses
conversion between short and normal words 5-41
MSW/LSW of 32-bit words 5-41
of 40-bit data with 48-bit word 5-40
short word 5-41
word width and RND32 5-41
Data address generators, see \(D A G\) operation
Data addresses 5-11
direct 5-11
immediate 5-11
indirect 5-11
Data addressing
address output and modification, see \(D A G\) address output and modification
circular buffer operation 4-10 see Circular buffer operation
circular data buffers 4-9 see Circular buffer addressing
DAG register transfers 4-15 see DAG register transfers
data address generators, see \(D A G\) registers 4-1
described 4-1
postmodify operations 4-6
see Postmodify addressing operations
premodify operations 4-6 see Premodify addressing operations
premodify vs. postmodify addressing, diagram of 4-7
Data bandwidth bottlenecks 7-6
Data delays, latencies, and
throughput 12-62
cycles per 12-62
defined 12-62
summary of 12-62
Data flow multiprocessing 7-6
application of 7-6
described 7-6
diagram of 7-6
Data formats 9-44
ALU 2-12
computations 2-4
justification 9-44
Data memory data bus, see DM bus
Data receive (DRx_X) pins 9-4, 12-11
Data segments, invalid addresses 5-52
Data storage, capacity
mixed words 5-43
packed words 5-43
Data storage, configuration
32- and 40-bit data 5-40
changing word width 5-40
IMDWx bit (SYSCON) 5-40

Data throughput, defined 12-62
Data transfers
48-bit accesses of program memory 5-14
address sources 5-11
between DM data bus and external memory 5-14
between DM data bus and internal memory 5-14
between memory and registers 5-12
between memory and SPORTS 9-77
between PX1 and PM data bus 5-12, 5-14
between PX2 and DM data bus 5-14
between PX2 and PM data bus 5-12
example code for 48-bit program memory access 5-14
multiprocessing see Multiprocessing data transfers
multiprocessing DMA 7-30
multiprocessing IOP register reads, see IOP register reads
of 40-bit DM data bus 5-14
over DM bus 5-11
over PM bus 5-11
over the external bus 5-43
packed data 5-43
PM bus destinations 5-11
PX register data alignment 5-12
PX register transfers, diagram of

\section*{INDEX}

5-13
single-cycle, number of 5-17
universal register-to-register 5-12
with memory 5-7
Data transmit (DTx_X) pins 9-4
DATAx
and host accesses 8-30
EPROM boot mode and 12-51
EPROM boot sequence after reset 12-54
external memory space interface and 5-45
external port data alignment, diagram of 8-31
host booting and 12-58
pin definition 12-4
state after reset 12-23
DB modifier 3-18
Decode address register 3-6
Decode cycle 3-4
Decoded memory address lines ( \(\overline{\mathrm{MS}} \mathrm{x})\) 5-49
Decoding table for memory addresses 5-20
Decoupling capacitors and ground planes 12-46
power plane 12-46
VDD pins 12-46
def21065L.h file 9-12
complete listing E-116
Delayed branches 3-18
call return address 3-19
DB modifier and 3-18
defined 3-19
instructions following, restriction 3-20
interrupt processing and 3-23
pipelined stages of jumps/calls 3-19
pipelined stages of returns 3-20
reading PC stack/PC stack pointer and 3-24
DEN (DMA enable) bit 6-9, 6-14, 8-28
described 6-15
enabling/disabling DMA 8-20
single-word EPBx data transfer control 7-29
single-word, non-DMA EPBx transfers 7-29, 8-20
Denormal operands 2-36
Design recommendations 12-45
crosstalk, reducing 12-45
reflections, reducing 12-46
Design resource references 12-47
Direct addressing 5-11
absolute address A-18
PC-relative address A-18
Direct jump|call (type 8) instruction
described A-45
example A-46
opcode (with direct branch) A-46
opcode (with PC-relative branch) A-47
syntax summary A-6
Direction of DMA data transfers 6-15
EXTERN 6-16

TRAN 6-16
Disable SDCLK0 bit, see DSDCTL bit
Disable SDCLK1 bit, see DSDCK1 bit
DITFS (data-independent TFS) bit 9-16
continuous TFS and 9-58
defined 9-26
described 9-57
DM bus
address bits, diagram of 5-8
and EPBx buffers 8-18
data storage 5-8
data transfer destinations 5-11
data transfer types 5-11
data transfers 5-7
defined 5-3
generating addresses for 5-11, 5-26
memory accesses 5-27
memory connection 5-7
PX register accesses 5-28
transferring data to the PM bus 5-12
transfers with DAG registers 4-15
DMA
address generators 6-75
asynchronous requests and DMARx 6-66
C (count) register initialization 6-29
chain insertion 6-44
channel active status 6-24, 6-26
channel chaining status 6-24
channel data buffers 6-28
channel parameter registers 6-28
channel status 6-24
channels 6-4
concurrent DMA accesses of on-chip memory space 6-74
control and data paths, diagram of 6-3
control registers, see DMACx registers
cycle, defined 6-28
data buffers 6-4
data packing through the EPBx buffers 6-51
data transfers, see DMA data transfers
disabling chaining 6-39
enabling 6-9
external port FIFO buffers (EPBx), see EPBx buffers
flushing the request counter (FLSH) 6-18
grant outputs 6-3, 6-64 see also \(\overline{D M A G}\) x
II (index) register overflow 6-29
interrupts 6-45
maximum number of requests without a grant 6-64
mode configurations, summary of 6-56
operation 6-27
operation modes 6-11
overall throughput of multiple

DMA channel memory accesses 6-74
packing sequence for download of processor instructions from a 16-bit bus 6-53
packing sequence for download of processor instructions from a 32-bit bus 6-52
packing sequence for host to processor (8- to 48-bit words) 6-54
parameter registers, see \(D M A\) parameter registers
polling for DMA status, restrictions on 6-26
request inputs 6-3 see also \(\overline{D M A R} \mathrm{x}\)
sequence 6-29, 6-39, 6-48, 6-49
system configurations for interprocessor operation 6-70 summary of 6-70
TCB chain loading, see \(T C B\) chain loading
transfer control block (TCB), see TCB
DMA chain insertion mode 6-15
described 6-44
restrictions 6-45
setting up 6-44
DMA chaining 6-8
active status E-65
and the CP (chain pointer)
register 6-39
automatic 6-15
chain insertion mode, see \(D M A\) chain insertion mode
chain pointer register, see \(C P\) (chain pointer) register
channel status 6-24
described 6-39
disabling 6-15, 6-39
disabling DMA interrupts 6-40
DMA general purpose register and see GP (DMA general purpose) register
enabling 6-15, 6-39
enabling and disabling DMA interrupts 6-46
initiating data transfers 6-39
inserting a high priority chain in an active DMA chain 6-44
location of last DMA sequence transferred 6-41
pointing to the next set of DMA parameters in internal memory 6-39
prioritizing external DMA accesses 6-37
priority of TCB chain loading 6-37
restrictions on 6-39
serial port channels 9-85
setting up and starting DMA data transfers 6-43
status update latency 6-26
stopping a DMA sequence 6-49
storing the address of the previously used buffer 6-30

TCB chain loading, see \(T C B\) chain loading
DMA channel parameter registers
C (count) 6-29
count register initialization 6-29
II (index) 6-28
IM (modify) 6-28
index register overflow 6-29
modify register value 6-28
offset before use 6-28
summary of 6-32
DMA channel status register, see DMASTATx register
DMA channels
active status 6-24, E-65
chaining status 6-24
channel active status bit 6-26
channel parameter registers, see
DMA channel parameter registers
components of 6-27
control and status registers 6-27
data buffers 6-28
determining the state of 6-18
disabling 6-67
DMA interrupts 6-45
DMASTATx status register, see DMASTATx register
external port 6-12, 6-27, 6-30
I/O bus access priority, summary of 6-36
I/O transfer rate 6-74
inactive status E-65
index register, initializing 6-28
memory setup for EPBx DMA
channels 6-43
paced master mode DMA 6-58
parameter registers 6-28
priority of interprocessor I/O bus accesses 6-36
re-enabling 6-67
reinitialization 6-18
setting priority of 6-35
setting up master mode DMA 6-58
slave mode DMA, see Slave mode DMA
SPORT channel assignments 6-22
SPORT DMA channels 6-27
status of 6-24
TCB chain loading, see \(T C B\) chain loading
DMA control registers, see DMACx registers
DMA controller 6-7
address generator 6-33, 6-34
autoinitializing 6-39
channel priority logic 6-27
data packing order (MSWS) 6-17
data transfer rate 6-65
data transfer types 6-7
data transfers
external port block data, see \(E x\) ternal port DMA
serial port data I/O, see SPORT DMA
data transfers between external devices and external memory

\section*{6-8}

DMA control parameters 6-11
DMACx register bits see DMACx registers
EPROM booting 12-54
extending accesses until valid data in EPBx buffers 8-22
external port DMA channels 6-27
external to internal transfer sequence, slave mode 6-60
generating external memory access cycles in external handshake mode 6-69
generating memory addresses 6-28, 6-55
hardware interface example, diagram of 6-72
host booting 12-58
host DMA transfers 8-18
I/O bus operations 6-27
incrementing and decrementing the modify register 6-28
internal to external memory transfers 6-75
internal to external transfer sequence, slave mode 6-61
operating modes 6-11
operation 6-7, 6-27
prioritizing external direct accesses
to internal memory 6-37
prioritizing requests 6-35
prioritizing TCB chain loading 6-37
priority of I/O bus accesses 6-74
redefining priority for external
port channels 6-38
request and grant 6-35
request timing 6-65
rotating priority for external port channels 6-37
SPORT DMA chaining 9-85
SPORT DMA channels 6-27,
9-77, 9-78
system bus access deadlock
resolution 8-50
system bus accesses 8-50
three-cycle pipeline 6-64
DMA data packing
48-bit internal words 6-53
DATAx lines used for 32-bit DMA data 6-53
EPBx buffers DMA 6-51
LSWF packing format 6-52
MSWF packing format 6-52
PMODE and HBW combinations, summary of 6-52
flushing partially packed data 6-18
HMSWF (host packing order) bit 6-54
host boot mode 12-57
host data transfers 8-22
in external handshake mode
DMA 6-70
multiprocessing DMA transfers
7-31
order of DMA transfers 6-17
packing sequence for download of
processor instructions from a 16-bit bus 6-53
packing sequence for download of processor instructions from a 32-bit bus 6-52
packing sequence for host to processor (8- to 48-bit words) 6-54
PMODE bit 6-17, 6-51, 7-31
SPORT DMA data transfers 6-22
status 6-54
status (PS) 6-16
DMA data transfers 6-7
address generation 6-28, 6-55
between external devices and external memory 6-8
between host and on-chip memory 8-21
between processors 7-30
blocked EPBx buffers 6-67
chaining 6-8
clock cycles per transfer 6-74
concurrent DMA accesses of on-chip memory space 6-74
data packing, see DMA data packing
data source and destination selection in handshake mode 6-63
DATAx lines for 32-bit data 6-53
direction of 6-15
SPORT transfers 6-22
EPBx buffers DMA 8-22
external handshake mode, see

External handshake mode DMA
external port block data 6-7
external to internal transfer
sequence in slave mode DMA 6-60
external transfers and the ECEPx register 6-63
external transfers and the \(\overline{\mathrm{MS}} \mathrm{x}\) lines 6-63
from internal to external memory space 6-75
hardware handshake signals 6-62
host block data 8-18
host EPBx transfers 8-22
host interface and 8-5
host transfers and data packing 8-22
I/O transfer rate, see DMA I/O transfer rate
initiating with chaining enabled 6-39
internal to external transfer sequence in slave mode 6-61
multiprocessing 7-25, 7-27, 7-30
non-DMA, single-word through the external port 6-50
overall throughput of multiple DMA channel memory accesses 6-74
packing order (MSWF) 6-17
packing status 6-16
priority of DMA channel accesses
of the I/O bus 6-74
request timing 6-65

\section*{INDEX}
request/grant latency, handling 6-65
responding to \(\overline{\mathrm{DMAG}} \times 6-65\)
SDRAM controller commands and 10-36
SDRAM operation 10-24
serial port transfers 6-22
see SPORT DMA
setting up 6-9
setting up host DMA transfers to on-chip memory 8-21, 8-22
SPORT DMA block transfers 9-77
SPORT DMA channels 9-77
starting a DMA chain 6-43
through the host interface 8-5
transfer rate 6-65
types 6-7
word width of 6-16
DMA done interrupt 12-58
DMA grant x , see \(\overline{D M A G} \mathrm{x}\)
DMA handshake mode
asynchronous requests and 6-66
described 6-62
DMAGx 6-62
\(\overline{\text { DMAR }}\) 6-62, 6-63
enabling 6-63
handshake timing 6-63
hardware handshake signals 6-62
DMA handshake single wait state (HIDMA) 5-57
DMA hardware interface 6-72
DMA I/O transfer rate and uncompleted external
transfers 6-74
external port DMA channels 6-74
serial port DMA channels 6-74
DMA interrupts 6-9, 8-20
and non-DMA I/O port transfers 6-46
C (count) register 6-45
C and ECEPx count registers and 6-9
causes 6-47
core controlled interrupt-driven I/O 6-46
DEN (DMA enable) bit 6-17, 7-29
described 6-45
disabling 6-40
disabling in external handshake mode DMA 6-69
ECEP (external count) register 6-45
enabling and disabling, with chaining enabled 6-46
EPBx single-word transfers 6-17
generation 6-45, 7-29, 8-20
IMASK register 6-40, 6-45, 7-29
INTIO (DMA single-word interrupt enable) bit 6-17, 7-29
IRPTL register 6-9, 6-45, 7-29
masking 8-20
master mode DMA 6-45
PCI bit 6-40
program controlled 6-40
single-word EPBx transfers 7-29, 8-20

DEN 8-20
generation 8-20
interrupt-driven I/O 8-20
INTIO 8-20
masking 8-20
single-word non-DMA transfers 6-46
SPORT receive (RX) 6-23
SPORT transmit (TX) 6-23
vectors and priority, summary of 6-45
DMA modes 6-7
chain insertion 6-44
chaining disabled, DMA disabled 6-15
chaining disabled, DMA enabled 6-15
configuration bit combinations, summary of 6-56
configurations 6-20
DEN and CHEN bit
combinations 6-15
described 6-55
external handshake mode, see
External handshake mode DMA
external port 6-55
handshake mode 6-20, 7-31 see DMA handshake mode
initiating transfers 6-55
master mode 6-30
see also Master mode DMA
paced master mode 6-21
see Paced master mode DMA
slave mode 6-20, 7-31
see also Slave mode DMA
DMA most significant word first for packing, see MSWF packing format
DMA operation
ACK 6-69
address generation, diagram of 6-34
asynchronous requests and \(\overline{\text { DMARx }}\) 6-66
chaining, see \(D M A\) chaining
clearing extra requests 6-64
clock cycles per data transfer 6-74
concurrent DMA accesses of on-chip memory space 6-74
CP register symbolic address restriction 6-44
data packing, see \(D M A\) data packing 6-70
data transfer rate 6-65
direction of data transfers 6-15
DMA address generators (EIEPx and EMEPx registers) 6-75
DMA chain insertion mode, see DMA chain insertion mode
DMA enable (DEN) bit 6-9
DMA interrupts, see \(D M A\) interrupts
DMA request/grant latency, handling 6-65
DMA transfer types 6-7
\(\overline{\text { DMAG }} x\) grant outputs 6-64
\(\overline{\text { DMAR } x} 6-63, ~ 6-68\)
\(\overline{\mathrm{DMAR}} \mathrm{x}\) and \(\overline{\mathrm{DMAG}} \mathrm{x}\)
in external handshake mode 6-69
timing, diagram of 6-73
external handshake mode, see
External handshake mode DMA
external transfers and the ECEPx register 6-63
flushing the DMA request counter (FLSH) 6-18
handshake mode DMA, see Handshake mode DMA
handshake timing 6-63
with asynchronous requests 6-66
hardware handshake signals 6-62
hardware interface example, diagram of 6-72
I/O transfer rate, see DMA I/O transfer rate
input requests 6-63, 6-64
internal request and grant 6-35
master mode DMA, see Master mode DMA
\(\overline{\mathrm{MS}} \mathrm{x}\) lines and external DMA transfers 6-63
multiprocessing system configuration for interprocessor DMA 6-70
overall throughput of multiple DMA channel memory accesses 6-74
paced master mode DMA, see Paced master mode DMA
prioritizing external direct accesses
to internal memory 6-37
prioritizing requests 6-35
prioritizing TCB chain loading
6-37
priority of I/O bus accesses 6-74
between processors 6-36
summary of 6-36
program controlled interrupts 6-40
redefining priority for external port channels 6-38
REDY signal and DMA write operations through the EPBx buffers 6-61
request timing 6-65
rotating priority for external port channels 6-37
setting DMA channel prioritization 6-35
setting up DMA transfers 6-9
slave mode 6-59
starting a new sequence 6-9, 6-29
starting and stopping a sequence 6-48
three-cycle pipeline and \(\overline{\mathrm{DMAR}} \mathrm{x}\) 6-64
DMA packing order and EPBx buffers 6-54
DMA parameter registers 6-5
C (count) 6-9, 6-31
channel parameter registers, see DMA channel parameter registers
CP (chain pointer) 6-30, 6-31, 6-39, 6-40
symbolic address restriction 6-44
defined 6-5
ECEP (external count) 6-30, 6-32
EIEP (external index) 6-30, 6-31
EMEP (external modify) 6-30, 6-32
external index overflow 6-30
GP (general purpose) register 6-30, 6-31, 6-41
II (index) 6-9, 6-31
IM (modify) 6-9, 6-31
summary of 6-31
DMA programming 9-93
DMA registers
buffer 6-11
control 6-11
DMACx bit values, diagram of 6-13
external port (DMACx) 6-12
parameter 6-11
summary of 6-11
DMA request x , see \(\overline{D M A R} \mathrm{x}\)
DMA sequence
defined 6-39
events that start a 6-48
events that stop a 6-49
starting a new 6-49
starting and stopping 6-48
with chaining disabled 6-48, 6-49
with chaining enabled 6-48, 6-49

DMA transfer modes, see \(D M A\) modes
DMAC0 register
EPROM booting and 12-49
host booting and 12-49, 12-57
initialization after reset 12-52, 12-56
parameter registers initialization 12-53, 12-57
DMACx control registers, see DMACx registers
DMACx registers 6-5, 6-12
accessing 6-11
address of E-54
bit definitions 6-14, E-56
CHEN 6-14, 6-15, 6-39
default bit values, diagram of 6-13, E-55
defined 6-5
DEN 6-14, 6-15, 7-29, 8-20, 8-28
described 6-11, E-54
DMA mode configuration bit combinations 6-56
DTYPE 6-14, 6-16
EXTERN 6-14, 6-19, 6-55, 6-75, 8-21, 8-22
FLSH 6-14, 6-18, 7-29, 8-19
FS 6-14, 6-18
host data packing control bits 8-28
host data transfers and 8-16
host interface and 8-5
HSHAKE 6-14, 6-19, 6-55, 8-21,

8-22
initialization value \(\mathrm{E}-54\)
INTIO 6-14, 6-17, 6-46, 7-29, 8-20
MASTER 6-14, 6-19, 6-30, 6-55, 8-21, 8-22
MSWF 6-14, 6-17
multiprocessing 7-4
multiprocessing DMA transfers to internal memory space 7-30
multiprocessing operation 7-25
PMODE 6-14, 6-16, 7-31, 8-22, 8-24, 8-28
PS 6-14, 6-16, 6-54
TRAN 6-14, 6-15, 8-20, 8-28
DMA-driven data transfer mode 9-65
described 9-65
interrupt vector 9-65
DMAGx 6-3, 8-21
DMA grant outputs 6-64
external handshake mode DMA 6-68
handshake for DMA transfers to external memory space 7-32
handshake mode DMA 6-62, 7-31
host DMA transfers 8-21, 8-22
host DMA transfers through the EPBx buffers 8-22
multiprocessing 6-68
multiprocessing DMA transfers 7-30
pin definition 12-5
responding to 6-65
state after reset 12-22
\(\overline{\mathrm{DMAR}} \mathrm{x}\) 6-3, 8-21
and external DMA requests 6-63
delay after enabling handshake DMA 6-68
DMA handshake timing 6-63
extending the DMA grant cycle 6-63
external handshake mode DMA 6-68
handshake for DMA transfers to external memory space 7-32
handshake mode DMA 6-62, 7-31
host DMA transfers 8-21, 8-22
multiprocessing DMA transfers 7-30
pin definition 12-5
setup time 6-63
state after reset 12-23
three-cycle pipeline 6-64
\(\overline{\text { DMAR }} x\) and \(\overline{\text { DMAG }} x\) timing 6-73
DMASTATx register 6-24
address of E-64
bit definitions 6-24, E-66
default bit values, diagram of E-65
described E-64
DMA chaining status and chain insertion mode E-64
DMA controller operation and E-64
initialization value E-65
polling 6-26, 6-47
polling restrictions 6-26, 6-48
reinitializing DMA channels and 6-18
status changes on master processor E-64
status write latency E-64
DO FOREVER instruction 3-12
Do until (type 13) instruction
described A-60
example A-60
opcode (relative addressing) A-60
syntax summary A-7
Do until counter expired (type 12) instruction
described A-58
example A-58
opcode (with immediate loop counter load) A-58
opcode (with loop counter load from a UREG) A-58
syntax summary A-7
DO UNTIL instruction 3-25
described 3-25
execution sequence 3-25
Instruction pipeline and 3-25
LCE condition 3-12
LCNTR value and 3-35
loop address stack and 3-33
PC stack and 3-25
pipelined loop termination operation 3-26
pipelined loopback operation 3-26
termination condition testing

3-25
DQM
defined 10-6
operation 10-27
pin definition 12-10
state after reset 12-22
DRx_X pins 9-4
pin definition 12-11
SPORT loopback mode 9-88
state after reset 12-24
DTx_X pins 9-4
high impedance state 9-67, 9-69
multichannel SPORT mode and 9-69
SPORT loopback mode 9-88
state after reset 12-24
DTYPE (data type) bits 6-14, 9-15, 9-21
and data word width 6-16
and the IMDW bit 6-16
companding format 9-44
data justification 9-44
defined 9-27
described 6-16, 9-44
multichannel operation data formats 9-44
transmit and receive sign extension 9-45
Dual add and subtract instructions, summary of 2-50
Dual add/subtract (fixed-point)
ALU status flags B-96
compute field B-96
described B-96

Dual add/subtract (floating-point)
ALU status flags B-98
compute field B-98
described B-98
Dual data accesses 5-8
cache miss 5-10
DAG1 5-8
DAG2 5-8
digital filters 5-9
DSP applications 5-9
FFTs 5-9
instruction cache 5-9
instruction fetches 5-8
modified Harvard architecture 5-8
PM and DM bus addresses 5-8
PM bus conflicts 5-10
single-cycle execution efficiency 5-9
single-cycle, parallel accesses 5-9

\section*{E}

Early frame sync mode
described 9-56
ECEPx (DMA external count register) 6-30, 6-32
and external transfers 6-63
DMA interrupts 6-9
EPROM booting and 12-54
MASTER mode 6-30
Effect latency
activation of alternate register file register sets 2-11
defined E-4

SPORT control registers 9-13
system registers E-4
EIEPx (DMA external index
register) 6-30, 6-31
address generator 6-75
generating external addresses for
DMA transfers 6-55
overflow 6-30
EMEPx (DMA external modify
register) 6-30, 6-32
address generator 6-75
generating external addresses for
DMA transfers 6-55
\(\overline{\text { EMU }}\)
pin definition 12-19
state after reset 12-25
Emulation status, see \(\overline{E M U}\)
Enabling DMA operation 6-9
Enabling standard SPORT mode 9-59
End-of-line termination 12-43
diagram of 12-43
propagation delay 12-43
Entering and exiting self-refresh mode 10-28
EPOI interrupt
function and priority 9-6
host booting 12-58
EP1I interrupt
function and priority 9-6
EPBx buffers 6-5
additional parameter registers 6-30
architecture 7-27
associated DMA channels 6-50
blocked condition in DMA reads and writes 6-67
bus connections 6-50, 8-18
clearing 6-50, 7-29
core hang 7-29
core read/write restrictions 6-50
DATAx lines used for 32-bit DMA data 6-53
defined 6-5, 8-5
DMA data packing 6-51
LSWF packing format 6-52 MSWF packing format 6-52 packing logic 6-51 status 6-54
DMA packing modes, summary of 6-52
DMA transfer rate 6-50
DMA transfers to internal memory space 7-30
ECEP (external count) register 6-30
EIEP (external index) register 6-30 overflow 6-30
EMEP (external modify) register 6-30
EPB0 and host booting 12-58
extending DMA access of internal memory space 7-30
external port DMA 6-50
external port DMA channels and DMA transfers to external memory space 7-31
flushing (FLSH) 6-18, 6-51, 8-19
generating external addresses 6-55
handshake mode 6-62
host data transfers, see Host data transfers
host DMA transfers
see Host DMA transfers
host interface 8-5
host IOP register writes 8-17
host reads of an empty buffer 8-19
host writes 8-16, 8-18
HSHAKE 8-21
internal bus connections 7-27
MASTER 8-21, 8-22
multiprocessing 7-4, 7-26, 7-30
see also Multiprocessing EPBx transfers
non-DMA, single-word transfers 6-50
number of short words currently packed in 6-54
packing 48-bit internal words 6-53
packing status of DMA data transfers 6-16
packing/unpacking individual data words
HBW 8-19
ports 6-50, 8-18
processor writes to a full buffer 8-19
PS (DMACx registers) DMA packing status 6-54

\section*{INDEX}
reading from an empty buffer 7-28
REDY signal and DMA write operations 6-61
setting up DMA transfers to internal memory space 8-21
size of 6-50
slave mode DMA 8-21
write latency 8-17, 8-18
writing to a full buffer 7-28
EPBx data packing
16- to 48-bit packing 8-35
32- to 48-bit packing 8-34
32-bit data 8-31
48-bit instructions 8-34
8- to 48-bit packing 8-35
DMACx control bits 8-28 summary of 8-28
host reads of 32-bit data 8-31
host writes of 32-bit data 8-33
SYSCON control bits 8-25
EPROM boot mode
ADDRx 12-54
BMS 12-51, 12-53
boot sequence and kernel loading 12-51, 12-54
bootstrapping 256 word instructions 12-52
BSEL 12-51
CS 12-51
data bus alignment 5-53
DATA \(_{7-0}\) 12-51
described 12-51
DMAC0 register 12-49, 12-52,

12-53
EPROM chip select 12-53
external memory space address of first instruction 12-49
external port data (EPD) lines 12-53
generating EPROM addresses 5-53
\(\overline{\mathrm{MS}} \mathrm{x}\) chip select line 5-53
multiprocessing 12-51
pin configuration 12-51
pin connections 5-53, 12-51
program counter address at reset 12-53
reset start-up sequence 12-53
RTI instructions 12-54
see also Host booting
wait states and 12-52
wait states configuration 5-53
EPROM boot select, see BSEL
EPROM booting
accessing EPROM after bootstrap 12-55
ACK 12-52
ADDRx 12-54
\(\overline{\mathrm{BMS}}\) and 12-53
boot hold off 12-52
BSO bit 12-55
DATAx 12-54
DMA controller operation 12-54
DMA count register and 12-54
EPROM chip select 12-53
external port data (EPD) lines 12-53
interrupt vector table, locating 12-61
loading remaining EPROM data 12-55
multiprocessing 12-59
overriding BMS 12-55
program counter address at reset 12-53
reset start-up sequence 12-53
RTI instructions 12-54
writing to \(\overline{\mathrm{BMS}}\) memory space 12-56
EQ condition 3-13
Execute cycle 3-4
Executing program from external memory space
40-bit data accesses 5-52
aligning internal addresses with external memory space 5-50
data access addressing 5-52
data packing 5-49
described 5-49
example addresses for 5-50
external memory address generation scheme 5-51
generating instruction addresses in external memory space 5-50
invalid segment addresses 5-52
mapping 64 K memory space to 128K memory space 5-51
multiple program segments, using 5-51
PM bus address restriction 5-52 program segment alignment in
external memory space 5-51
storing instructions in internal memory space \(5-50\)
Execution stalls 12-66
Extended-precision, floating-point format
described C-4
diagram of C-4
significant, size of C-4
size of C-4
EXTERN (DMA external handshake mode enable) bit 6-14, 6-75, 8-21, 8-22
and the direction of DMA transfers 6-16
described 6-19
DMA transfers to on-chip memory 7-31, 7-32
External (off-chip) memory
external memory space 5-43
external port and 5-43
interface pins 5-43
interfacing with 5-43
External bus
ADDRx and DATAx 8-2
defined 8-5
host interface and 8-2
multiprocessing and 7-4
External bus address, see \(A D D R x\)
External bus data, see \(D A T A x\)
External handshake mode DMA
ACK 6-69
configuration 6-20, 6-69, 7-32
configuring DMA channels 6-69
data packing 6-70
described 6-55, 6-68
disabling DMA interrupts 6-69
DMA transfers to external memory space 7-32
\(\overline{\text { DMAR } x}\) and \(\overline{\text { DMAG } x ~ 6-69 ~}\)
handshaking signals 6-68
EXTERN bit 7-32, 8-22
external memory access, behavior of 6-69
generating external memory access cycles 6-69
generating external memory address and word count 6-69
host transfers to external memory space 8-22
HSHAKE bit 7-32, 8-22
MASTER bit 7-32, 8-22
\(\overline{\mathrm{MS}} \mathrm{x}, \overline{\mathrm{RD}}\), and \(\overline{\mathrm{WR}}\) 6-69
multiprocessing DMA transfers to external memory space 7-31
transfers between an external device and external memory space 6-75
External interrupts
asynchronous 3-51
edge-triggered 3-51
level-sensitive 3-50
programmable timer pins and 12-28
sample timing 3-50
sensitivity option, setting 3-51
validity of 3-50
External memory banks
address locations 5-49
address space 5-48
bank 0 address space limitation 5-48
bus hold time cycle, see Bus hold time cycle
bus idle cycle, see Bus idle cycle conditional memory write instructions 5-49
decoded memory address lines 5-49
described 5-48
DMA handshake wait state 5-57
EBxWS bit values 5-60
\(\overline{\mathrm{MS}} \mathrm{x}\) lines 5-48
multiprocessor memory space wait state 5-57
number of wait states (EBxWS) 5-56
peripheral chip selects ( \(\overline{\mathrm{MS}} \mathrm{x}\) ) 5-49
ROM boot wait mode 5-56
ROM boot wait state 5-57
running code from 5-48
SDRAM and wait states, see also SDRAM interface
SDRAM mapping 5-48
WAIT register, see WAIT register
wait state configuration 5-55
wait state generator 5-48
wait state mode (EBxWM) bits 5-56, 5-61
wait state modes 5-61
external memory banks
vs. memory blocks 5-49

External memory space access address fields 5-26 access timing 5-65 bus master reads 5-66 bus master writes 5-67 diagram of 5-65 external bus control 5-65
address boundaries 5-19 address of first instruction, no boot mode 12-49
address space 5-44 banks, see External memory banks
bus idle cycle, see Bus idle cycle
bus master writes 5-67
concurrent DMA accesses and wait states 6-74
defined 5-3
described 5-26
diagram of 5-26
DMA data transfers between external devices and external memory 6-8
DMA transfers 8-21
EPROM booting 12-49
host booting 12-49
host DMA transfers 8-21, 8-22
interface with external memory devices 5-43
mixed word storage 5-43
multiprocessor DMA transfers to 7-31
off-chip memory access extension 5-53, 5-54
packed word storage 5-43
program execution, see Program execution
response to ACK 5-53
running code from 5-48
SDRAM, see SDRAM interface
setting up host DMA transfers 8-22
wait states and acknowledge see Wait states and acknowledge
external memory space
memory blocks vs. memory banks 5-49
suspending bus three-state \((\overline{\mathrm{SBTS}})\) and SDRAMs 5-63
External memory space accesses
DM bus 5-26
EP bus 5-26
external port 5-26
internal buses 5-44
PM bus 5-26
External memory space interface signals 5-44
ACK 5-47
ADDRx 5-44
DATAx 5-45
\(\overline{\mathrm{MS}} \mathrm{x} 5-45\)
RD 5-45
\(\overline{\mathrm{SW}} \mathrm{x} 5-46\)
WR 5-46
External memory wait state control register, see WAIT register
External port 12-4
ADDRx 12-4
buses 8-18

\section*{INDEX}
data alignment, diagram of 12-21
data lines (EPD) and EPROM
boot sequence after reset 12-53
DATAx 12-4
defined 5-3
DMA data transfers 7-30
DMAGx 12-5
\(\overline{\text { DMARx }} 12-5\)
host interface and 8-2
\(\overline{\mathrm{MS}} \mathrm{x}\) 12-5
multiprocessing data transfers
7-25, 7-27
pin definitions 12-4
SBTS 12-6
SW 12-6
External port buffer 0 interrupt 9-6
External port buffer 1 interrupt 9-6
External port DMA
block data transfers 6-7
buffer size 6-50
changing DMA channel priority assignment, example of 6-38
channels 6-30, 6-50
clearing EPBx buffers 6-50
connection to internal memory space 6-27
control bit definitions 6-14
core read/write of EPBx buffers, restrictions 6-50
data packing 6-51
LSWF packing format 6-52
MSWF packing format 6-52 packing logic 6-51
PMODE and HBW combina-
tions, summary of 6-52
described 6-50
disabling 6-67
DMA registers 6-12
EPBx buffers 6-50
fixed channel priority 6-38
internal DMA request and grant 6-35
interrupts 6-45
master mode DMA interrupts, see DMA interrupts 6-45
modes, see DMA modes 6-55
non-DMA, single-word transfers 6-50
priority of TCB chain loading, see TCB chain loading
redefining DMA channel priority 6-38
re-enabling 6-67
rotating channel priority 6-37,
\[
6-38
\]
transfer rate 6-50
External port DMA control registers, see DMACx registers
External port FIFO buffers, see EPBx buffers
EZ-ICE emulator
board-level testing 12-38
CLKIN connection 12-40
connection requirements 12-36
described 12-36
executing synchronous multiprocessor operations 12-40

JTAG interface and 12-36
pin connections in nontesting
environments 12-38
probe 12-36
scan path, diagram of 12-40
signal termination 12-39
target board connector 12-36
see EZ-ICE target board connector
EZ-ICE target board connector
diagram of 12-38
pin strip header 12-37
specifications 12-37

\section*{F}

FDEP bit field deposit instruction 2-43
bit field, diagram of 2-43
example, diagram of 2-44
Fetch address register 3-6
Fetch cycle 3-4
FEXT bit field extract instruction 2-43
example, diagram of 2-45
FEXT Rx BY Ry operation
described B-82
example B-83
shifter status flags B-83
Fixed priority for external port channels 6-38
Fixed-point formats 2-7
32-bit formats, diagram of C-8
64-bit signed products, diagram of C-10

64-bit unsigned products, diagram of C-9
ALU data and C-9
described C-8
fractional format C-8
multiplier data C-9
types C-8
Fixed-point MR register operations
clear MR register 2-30
described 2-30
rounding MR register 2-30
saturate MR register 2-31
Fixed-point multiplier results, see Multiplier fixed-point results
Fixed-point multiply and accumulate instructions, summary of 2-51
Fixed-point operations
ALU inputs 2-13
ALU results 2-13
ALU single-function compute operations, summary of B-3
operands and results, format of 2-13
results, format of 2-13
Fixed-point saturation 2-14
Fixed-point to floating-point conversions 2-15
Flag inputs, see FLAGx 12-31
Flag outputs, see FLAGx 12-33
Flag pins, see FLAGx
FLAG0_IN condition 3-13
FLAG1_IN condition 3-13
FLAG2_IN condition 3-13

FLAG3_IN condition 3-13
FLAGx
and core accesses of the system bus 8-48
bit states and conditional instructions 12-32
control and status registers 12-29, 12-30
inputs 12-31
operation cycles 12-26
output timing, diagram of 12-34
outputs 12-33
pin definition 12-16
programming the direction of
\(\mathrm{FLAG}_{11-4}\) 12-30
programming the direction of
\(\mathrm{FLAG}_{3-0}\) 12-29
signaling external devices 12-33
single-bit signaling and 12-28
state after reset 12-24
status updates 12-31
Floating point DSP 1-8
dynamic range 1-8
ease-of-use 1-8
precision 1-8
signal-to-noise ratio 1-8
Floating-point data rounding bit, see RND32 bit
Floating-point formats
exception handling 2-6
extended-precision 2-5
extended-precision width 2-5
IEEE 754/854 standard compatibility exceptions 2-4
short word 2-5
short word conversions from
32-bit words 2-5
short word using gradual underflow 2-6
single-precision 2-4
single-precision NAN inputs 2-4
single-precision rounding modes 2-5
single-precision, IEEE 754/854 standard 2-4
Floating-point multiply and ALU instructions, summary of 2-51
Floating-point operation exception handling
immediate corrections with interrupts 2-6
monitoring a single operation with ASTAT flags 2-6
monitoring results from multiple operations with STKY flags 2-7
Floating-point operations
ALU single-function compute operations, summary of B-4
exception handling 2-6
extended precision 2-5
FLSH (DMA flush buffers and status) bit 6-14
clearing extra DMA requests 6-64
described 6-18
flushing the EPBx buffers 6-51, 7-29
restriction 8-19
\(F n=-F x\) (floating-point) operation

ALU status flags B-32
described B-32
\(\mathrm{Fn}=(\mathrm{Fx}+\mathrm{Fy}) / 2\) (floating-point) operation
ALU status flags B-30
described B-30
\(\mathrm{Fn}=\mathrm{ABS}(\mathrm{Fx}+\mathrm{Fy})\) (floating-point) operation
ALU status flags B-28
described B-28
\(\mathrm{Fn}=\mathrm{ABS}\) (Fx-Fy) (floating-point) operation
ALU status flags B-29
described B-29
Fn=ABS Fx (floating-point) operation
ALU status flags B-33
described B-33
Fn=CLIP Fx BY Fy operation
ALU status flags B-49
described B-49
Fn=FLOAT Rx BY Ry operation
ALU status flags B-41
described B-41
Fn=FLOAT Rx operation
ALU status flags B-41
described B-41
Fn=FUNPACK Rx operation
described B-92
gradual underflow B-92
results of B-92
shifter status flags B-93
Fn=Fx COPYSIGN Fy operation
ALU status flags B-46
described B-46
\(\mathrm{Fn}=\mathrm{Fx} * \mathrm{Fy}\) operation
described B-62
multiplier status flags B-62
\(\mathrm{Fn}=\mathrm{Fx}+\mathrm{Fy}\) (floating-point) operation
ALU status flags B-26
described B-26
\(\mathrm{Fn}=\mathrm{Fx}\)-Fy (floating-point) operation
ALU status flags B-27
described B-27
Fn=MAX ( \(\mathrm{Fx}, \mathrm{Fy}\) ) operation
ALU status flags B-48
described B-48
Fn=MIN (Fx, Fy) operation
ALU status flags B-47
described B-47
Fn=PASS Fx (floating-point) operation
ALU status flags B-34
described B-34
Fn=RECIPS Fx operation
ALU status flags B-43
described B-42
Fn=RND Fx (floating-point) operation
ALU status flags B-35
described B-35
Fn=RSQRTS Fx operation
ALU status flags B-45
described B-44
Fn=SCALB Fx BY Ry (floating-point) operation

ALU status flags B-36
described B-36
FOREVER condition 3-12, 3-15
FPACK instruction C-5
conversion results C-6
overflow condition, effects of C-7
Frame sync active level operation with LTFS/RTFS cleared 9-55
operation with LTFS/RTFS set 9-55
Frame sync active state 9-55
Frame sync clock edge 9-55
Frame sync configuration 9-59
both transmitters transmitting simultaneously 9-60
continuous simultaneous
transmission 9-60
described 9-59
enabling simultaneous transmission 9-60
FS_BOTH values 9-59
Frame sync data dependency 9-57
described 9-57
operation with DITFS cleared 9-58
operation with DITFS set 9-58
timing of internally-generated TFS 9-57
Frame sync insert 9-56
early frame sync mode 9-56
frame signal timing modes, example of 9-57
multichannel SPORT mode 9-56
normal vs. alternate frame, diagram of 9-57
operation with LAFS cleared 9-56
Frame sync options 9-52
\(I^{2}\) S SPORT mode 9-63
multichannel SPORT mode 9-69
word select signals 9-63
Frame sync requirement
continuous output and 9-52
described 9-52
DMA chaining and 9-53
framed serial transfers, example of 9-53
framed vs. unframed data, diagram of 9-54
initiating communications and 9-53
operation with RFSR/TFSR cleared 9-53
operation with RFSR/TFSR set 9-52
Frame sync source
described 9-54
frame sync divisors 9-54
operation with ITFS/RTFS cleared 9-54
operation with ITFS/RTFS set 9-54
Frame synchronization 9-5
FS (DMA external port buffer status) bits 6-14
described 6-18
status values 6-19

FS_BOTH (frame sync both) bit 9-17
defined 9-28
described 9-63
standard SPORT mode 9-59
word select signal 9-64
Full-page burst length (SDRAM) 10-18
FUNPACK instruction C-5 conversion results C-6

\section*{G}

GE condition 3-14
General loop restrictions 3-27
last three instructions in 3-27
nested loops 3-27
Generating addresses for the PM and DM buses 5-11
Generating addresses outside the address range of external memory space 6-30
Generating internal and external addresses for DMA transfers 6-55
GND, pin definition 12-20
GP (DMA general purpose) register 6-31
and DMA sequences 6-41
loading 6-41
Gradual underflow C-7
Ground planes 12-46
Group I (compute and move) instructions
compute (type 2) instruction A-32
compute (type 2) instructions A-28
compute \(/\) dreg \(\Leftrightarrow \mathrm{DM} /\) dreg \(\Leftrightarrow \mathrm{PM}\)
(type 1) instruction A-30
compute/dreg \(\Leftrightarrow \mathrm{DM} / \mathrm{dreg} \Leftrightarrow \mathrm{PM}\)
(type 1) instructions A-28
compute/dreg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\), immediate modify (type 4) instruction A-35
compute/dreg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\), immediate modify (type 4) instructions A-28
compute/modify (type 7)
instruction A-42
compute/modify (type 7)
instructions A-29
compute/ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\), register modify (type 3) instruction A-33
compute/ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\), register modify (type 3) instructions A-28
compute/ureg \(\Leftrightarrow\) ureg (type 5)
instruction A-37
compute/ureg \(\Leftrightarrow\) ureg (type 5) instructions A-28
IF COND A-29
immediate Shift/dreg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\)
(type 6) instruction A-39
immediate Shift/dreg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\)
(type 6) instructions A-28
summary A-28
Group II (program flow control) instructions
direct jump|call (type 8)
instruction A-45
do until (type 13) instruction A-60
do until counter expired (type 12) instruction A-58
IF COND A-44
indirect jump or
compute/dreg \(\Leftrightarrow\) DM (type 10) instruction A-52
indirect jump|call/compute (type 9) instruction A-48
return from
subroutine|interrupt/compute (type 11) instruction A-55
summary A-44
Group III (immediate move) instructions
immediate data \(\Rightarrow \mathrm{DM} \mid \mathrm{PM}\) (type
16) instruction A-67
immediate data \(\Rightarrow\) ureg (type 17) instruction A-69
summary A-62
ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (direct addressing) (type 14)
instruction A-63
ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (indirect
addressing) (type 15)
instruction A-65
Group IV (miscellaneous) instructions
Cjump/Rframe (type 24)
instruction A-81
IDLE (type 22) instruction A-78

IDLE16 (type 23) instruction A-79
NOP (type 21) instruction A-77
pop stacks/flush cache (type 20) instruction A-75
register modify/bit-reverse (type
19) instruction A-73
summary A-70
system register bit manipulation (type 18) instruction A-71
GT condition 3-14

\section*{H}

Handshake mode DMA 6-20
configuration 7-31
data source and destination selection 6-63
described 6-55, 6-62
DMAG \(x\) 6-62, 7-31, 8-22
\(\overline{\text { DMAR }}\) 6-62, 7-31, 8-22
enabling 6-63
EXTERN bit 7-31, 8-22
external transfers and the ECEPx register 6-63
hardware handshake signals 6-62
host data transfers to internal memory space 8-22
HSHAKE bit 7-31, 8-22
MASTER bit 7-31, 8-22
multiprocessing DMA accesses of internal memory 7-31
Hardware SPORT reset 9-8
\(\overline{\mathrm{HBG}}\)
and host signal buffers 8-9
host interface 8-8
multiprocessor bus arbitration
7-10
pin definition 12-8
state after reset 12-22
\(\overline{\mathrm{HBR}}\)
BCNT register and 7-18
host booting 12-58
host interface 8-8
maintaining host bus mastership
8-10
multiprocessor booting 12-59
multiprocessor bus arbitration
7-10
pin definition 12-9
relinquishing the bus 8-11
resolving system bus access
deadlock 8-49
signal glitches, avoiding 8-46
state after reset 12-24
HBW (host bus width) bits 8-22,
8-24, 8-26
changing the
initialization-after-reset value
8-26
changing the packing mode 12-57
EPBx packing modes 6-16
external port DMA packing mode 6-51
host boot mode 12-57
host data transfers 8-24
host EPBx packing modes 8-19
host EPBx transfers 8-24
packing individual data words

8-19
High frequency design issues 12-42
clock distribution 12-43
clock specifications and jitter 12-42
clock with two frequency inputs, diagram of 12-42
controlled impedance transmission line 12-43
crosstalk, reducing 12-45
decoupling capacitors and ground planes, see Decoupling capacitors and ground planes
end-of-line termination, see End-of-line termination
oscilloscope probes, see Oscilloscope probes
point-to-point connections on serial ports, see Point-to-point connections on serial ports
propagation delay 12-43
reflections, reducing 12-46
signal integrity, see Signal integrity
source termination, see Source termination
HMSWF (host packing order) bit 6-54, 8-27
and 48-bit DMA words 6-53
Host asynchronous accesses
broadcast writes see Broadcast writes
buses used for 8-16
\(\overline{\mathrm{CS}} 8-11\)
host interface buffers 8-12
in multiprocessor systems 8-14
initiating 8-16
maximum throughput, reads 8-15
rate of 8-15
read cycle sequence 8-15
read/write example timing, diagram of 8-13
REDY, see REDY
timing 8-11
\(\mathrm{t}_{\text {TRDYHG }}\) switching characteristic and transfer timing 8-12
write cycle sequence 8-14
Host boot mode
boot sequence and kernel loading 12-51, 12-54
booting sequence 12-58
described 12-56
DMAC0 register 12-49, 12-57
external memory space address of first instruction 12-49
\(\overline{\mathrm{HBR}} 12-58\)
pin configuration 12-51
see also Host booting
Host booting 12-56
\(\overline{\text { BMS }} 12-56\)
boot sequence 12-58
BSEL 12-56
DATA \(_{15-0}\) 12-58
DMA controller operation 12-58
DMA data packing 12-57
DMA done interrupt 12-58
DMAC0 initialization after reset 12-56
\(\overline{\mathrm{HBR}} 12-58\)
interrupt vector table, locating 12-61
multiprocessing 12-59
pin configuration 12-56
reset boot sequence 12-56
RTI instruction 12-58
slave processor mode 12-56
writing directly to EPB0 12-58
writing to the IOP registers 12-58
Host bus acknowledge, see REDY
Host bus acquisition 8-8
accessing the processor 8-8
\(\overline{\mathrm{BR}} \mathrm{x} 8\)-8
example timing, diagram of 8-10
\(\overline{\mathrm{HBG}} 8-8\)
\(\overline{\mathrm{HBR}} 8-8\)
host signal buffers 8-9
HTC 8-8
restrictions 8-10
\(\overline{\text { SBTS }} 8-11\)
Host bus grant, see \(\overline{H B G}\)
Host bus mastership
avoiding temporary loss of 8-10
HBG \(8-8\)
\(\overline{\text { HBR }} 8-8,8-10\)
REDY 8-8
relinquishing the bus 8-11
Host bus request, see \(\overline{H B R}\)
Host control of processor
asynchronous transfers 8-9
and SDRAM 8-9
\(\overline{\mathrm{CS}} 8\)-9
host driven signals 8-9
relinquishing the bus 8-11

Host data packing 8-24
16- to 48-bit packing 8-35
32- to 48-bit packing 8-34
32-bit data 8-31
32-bit data reads 8-31
32-bit data writes 8-33
48-bit instructions 8-34
8 - to 48 -bit packing \(8-35\)
changing the value of HBW 8-26
diagram of 8-32
for all IOP register accesses, except the EPBx buffers 8-24
for EPBx accesses 8-24
for non-EPBx IOP registers 8-24
HBW 8-24
individual data words 8-24
packing/unpacking individual data words 8-19
PMODE 8-19, 8-22, 8-24
specifying host bus width 8-24
Host data transfers 8-16
accessing the processor \((\overline{\mathrm{CS}}) 8-11\)
addressing 8-16
addressing an IOP register 8-11
ADDRx bits host must drive 8-11
BHD (buffer hang disable) bit 8-19
communication with processor's core 8-16
control and configuration of processor operation 8-16
core hang 8-19
\(\overline{\mathrm{CS}} 8\)-16
data packing, see Host data

\section*{packing}
defined 8-5
DMA transfers, see Host DMA transfers
DMA transfers, setting up 8-16
EPBx buffers, see EPBx buffers
EPBx writes 8-18
full speed asynchronous writes 8-15
functions 8-16
handshake mode DMA 8-22
HSHAKE 8-21, 8-22
initiating 8-16
IOP register reads \(8-17\)
IOP register writes 8-16
cycles to complete 8-17
maximum throughput 8-17
slave write FIFO 8-16
MASTER 8-21, 8-22
maximum throughput, reads 8-15
rate of asynchronous writes 8-15
read cycle sequence \(8-15\)
read/write cycle example timing,
diagram of 8-13
resynchronizing previously
written words 8-15
single-word 8-18, 8-19, 8-20
single-word, non-DMA 8-20
slave mode DMA 8-21
slave write FIFO 8-15
through the EPBx buffers, see
Host EPBx transfers
transferring data 8-16
types 8-18
with on-chip memory 8-21
write cycle sequence 8-14
Host DMA transfers 8-21
block data 8-18
data packing and PMODE 8-22
DMAGx 8-21
DMARx 8-21
EXTERN 8-21
external memory space accesses 8-21, 8-22, 8-23
handshake mode DMA 8-22
HSHAKE 8-21, 8-22
internal memory space accesses 8-21, 8-22
MASTER 8-21, 8-22
setting up DMA transfers to on-chip memory 8-21, 8-22
slave mode DMA 8-21
Host EPBx transfers 8-18
BHD (buffer hang disable) bit 8-19
broadcast writes 8-23
see Broadcast writes
core hang 8-19
data packing, see Host data packing
DATAx and 8-30, 8-31
DMA data packing see also Host data packing
DMA transfers see also Host DMA transfers
DMACx packing control bits, summary of 8-28
HBW bit values, changing 8-29
host reads of an empty buffer 8-19
packing mode
bit combinations, summary of 8-24
HBW 8-24
PMODE 8-24
processor writes to a full buffer 8-19
setting up DMA transfers to
internal memory space 8-21
single-word 8-18, 8-19, 8-20
single-word non-DMA 8-20
slave write FIFO 8-18
types 8-18
write latency 8-18
Host interface 8-1
accesses and operation cycles 12-26
accessing a processor 8-8, 8-11
accessing slave processors over the cluster bus 8-44
ACK 12-7
arbitration for control of the
system bus 8-44
asynchronous transfer timing see also Host asynchronous accesses
asynchronous writes, rate of 8-15
basic system bus/cluster bus interface, diagram of 8-45
bidirectional system bus interface, diagram of 8-47
\(\overline{\mathrm{BR}} \mathrm{x}\) and host bus acquisition \(8-8\)
buffers 8-12
bus acquisition example timing, diagram of 8-10
cluster bus 8-44
core accesses of the system bus
8-48
\(\overline{\mathrm{CS}} 12-8\)
data bus lines and host bus width 8-30
data packing, see Host data packing
data transfers, see Host data transfers
diagram of 8-2
DMA data transfers, see Host DMA transfers
DMACx registers, see DMACx registers
external bus accesses 8-2, 8-5
external port and 8-2
features 8-1
\(\overline{\mathrm{HBG}}\) signal 8-8, 12-8
\(\overline{\mathrm{HBR}}\) signal 8-8, 12-9
HBW bit values, changing 8-29
host control
see Host bus acquisition see Host bus mastership
host transfers, see Host data transfers, Host DMA transfers, and Host EPBx transfers
HTC (host transition cycle) 8-6
immediate high-priority interrupt 8-36
interprocessor messages 8-36 see Interprocessor messages
interrupt service routine 8-36
IOP registers, see IOP registers local bus, defined 8-6
maximum throughput, reads 8-15
memory mapping 8-2
message passing 8-36
multiprocessor memory space and 8-6
physical connection to 8-2
pin definitions 12-7
processor, defined 8-6
REDY 12-9
\(\overline{\text { SBTS }}\) and 8-4
signal glitches on the \(\overline{\mathrm{HBR}}\) line, avoiding 8-46
single-word data transfers, defined 8-6
slave processor, defined 8-7
suspending a processor's active access of the system bus 8-50
SYSCON, see SYSCON register
system access of slave processors 8-46
system bus access deadlock, see System bus access deadlock
system clock cycle, references to 8-7
vector interrupts 8-36
Host interface pins
\(\overline{\mathrm{CS}} 8-3\)
HBG 8-3
\(\overline{\text { HBR }} 8-3\)
REDY 8-4
summary of 8-3

Host interface signals
chip select 8-3
host bus acknowledge 8-4
host bus grant 8-3
host bus request 8-3
summary of 8-3
Host to processor, 8 - to 48 -bit word packing 6-54
Host transition cycle, see HTC
Host vector interrupts 8-38
generating 8-38
interrupt service routine \(8-38\)
interrupt service routines 8-38
servicing 8-38
Host, defined 8-5
HPFLSH (host packing status flush) bit 8-27
HPS (host packing status) bit 7-43, 8-42
HSHAKE (DMA handshake mode enable) bit 6-14, 8-21, 8-22
described 6-19
DMA transfers to on-chip memory 7-31, 7-32
HSTM (host mastership) bit 7-41, 8-40
HTC 8-8, 8-9
defined 8-6
Hysteresis
described 12-41
RESET 12-41

\section*{I}

I (DAG index) registers 4-2
bit-reverse instruction and 4-14 circular buffer addressing and 4-9
circular data buffers and 4-11
immediate modifiers 4-8
postmodify addressing operations 4-7
using without a circular data buffer but with circular buffer overflow interrupts enabled 4-13
I/O bus
and DMA operations 6-27
and the EPBx buffers 8-18
data transfers with memory 5-7
defined 5-4
generating addresses for 32-bit addresses 5-26
memory accesses 5-27
I/O interrupts, causes of 6-47
I/O processor 7-26
see IOP registers
\(I^{2} S\) SPORT mode
control bits 9-62
data word length and the frame sync divisor 9-63
data word length capability 9-63
default bit values, diagram of 9-19, 9-24
default channel order 9-63
described 9-61
DITFS 9-26
DTYPE 9-28
dual transmitter operation 9-64
enabling 9-62
frame sync data dependency in 9-57
\(\mathrm{I}^{2} \mathrm{~S}\) bus architecture 9-61
Inter-IC sound bus protocol 9-61
L_FIRST 9-30
loopback mode 9-88
MSTR 9-31
operation capabilities, summary of 9-61
OPMODE 9-32, 9-36
PACK 9-32
RCLKDIV 9-62
receive control bits 9-21
ROVF 9-33
RXS 9-33
SCHEN 9-34
SDEN 9-34
setting the frame sync options 9-63
see Frame sync options
setting the internal serial clock rate 9-61
setting the transmit and receive channel order 9-63
setting the word length 9-63
SLEN 9-35
SPEN 9-35
SPL 9-36
SPORT DMA enabling 9-65 see also SPORT DMA
SPORT master mode, enabling 9-64
TCLKDIV 9-62
transmit control bits 9-15

TUVF 9-36
TXS 9-37
word select timing, diagram of 9-66
ICLK (transmit and receive clock sources) bit 9-16, 9-21
clock signal options 9-50
IDC (ID code) bit 7-42, 8-41
IDLE (type 2) instruction 3-1
described 3-56
execution sequence 3-56
exiting 3-56
internal clock and timer operation during 3-56
interrupt servicing and 3-38
IDLE (type 22) instruction
described A-78
opcode A-78
IDLE16 (type 23) instruction
application exits A-79
application software exits from 3-56
described 3-56, A-79
DMA transfers A-79
execution sequence 3-56
exiting 3-56
host accesses A-79
internal clock and timer operation during 3-56
interrupt servicing and 3-38
multiprocessing A-79
nonsupported accesses A-80
opcode A-80
restrictions 3-56

\section*{INDEX}
unsupported operations 3-57
IDx
bus synchronization and 7-11
connections in a multiprocessor system 7-3
multiprocessor bus arbitration 7-10
pin definition 12-16
state after reset 12-24
IEEE rounding modes 2-15
IF NOT LCE instruction 3-13
IF TRUE instruction 3-12
II (DMA index register) 6-31
IIVT (internal interrupt vector table) bit
boot modes 12-61
overriding the boot mode F-3
IM (DMA modify register) 6-31
IMASK register 3-46, 6-40, 9-9
accessing through the external
port 6-47
and the VIRPT register 6-47
bit definitions E-14
bit values after reset 3-46
default bit values, diagram of E-13, F-5
described 9-73, E-12
disabling DMA interrupts 6-40, 6-69, 7-29
disabling interrupts 8-20
DMA interrupts 6-45
EPOI 3-46
host booting and 12-58
initialization value \(\mathrm{E}-12\)
interrupt vectors and priorities F-1
IRPTL register bits and 3-44
masking interrupts 3-46
memory-mapped address and reset value 9-11, 9-12
multichannel receive comparison mask 9-73
RESET restrictions 3-46
IMASKP register 3-46
bit definitions 3-47
generation of new temporary interrupt masks 3-47
interrupt priority and 3-47
nesting interrupts 3-46
RTI instruction and 3-16
temporary masks for nested interrupts 3-47
IMAT (receive comparison accept data) bit 9-22
defined 9-28
receive comparisons and 9-74
IMDWx (internal memory block data width) bit 8-27
and word width of DMA data transfers 6-16
changing value of 5-40
RND32 and 5-41
Immediate addressing 5-11
Immediate DAG modifiers 4-8
instructions with parallel operations 4-8
magnitude of values 4-8

Immediate data \(\Rightarrow \mathrm{DM} \mid \mathrm{PM}\) (type 16) instruction
described A-67
example A-67
opcode A-67
syntax summary A-8
Immediate data \(\Rightarrow\) ureg (type 17) instruction
described A-69
example A-69
opcode A-69
syntax summary A-8
Immediate high-priority interrupt, see Vector interrupts
Immediate modifier value
postmodify addressing operations 4-7
premodify addressing operations 4-6
width of 4-7
Immediate move instructions
immediate data \(\Rightarrow \mathrm{DM} \mid \mathrm{PM}\) (type 16) instructions A-8
immediate data \(\Rightarrow\) ureg (type 17) instructions A-8
summary A-8
ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (direct addressing) (type 14) instructions A-8
ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (indirect addressing) (type 15) instructions A-8
Immediate Shift/dreg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (type 6) instruction
example A-39
opcode (with data access) A-40
opcode (without data access) A-40
syntax summary A-5
IMODE (receive comparison enable) bit 9-21
defined 9-29
receive comparisons and 9-74
Indirect addressing 5-11
DAG1 and the DM bus 5-11
DAG2 and the PM bus 5-11
postmodify with immediate value A-18
postmodify with M register, update I register A-18
premodify with immediate value A-18
premodify with M register, update I register A-18
Indirect jump or
compute \(/\) dreg \(\Leftrightarrow\) DM (type 10)
instruction
described A-52
example A-53
IF COND A-52
opcode (with indirect jump) A-53
opcode (with PC-relative jump) A-53
syntax summary A-6
Indirect jump|call/compute (type 9) instruction
described A-48
example A-49
opcode (with indirect branch)

\section*{INDEX}

A-50
opcode (with PC-relative branch) A-50
Individual register file registers
assembly language prefix identifier 2-10
described 2-10
fixed-point computations 2-10
floating-point computations 2-10
Input signal conditioning 12-41
input inverter and 12-41
Input synchronization delay 12-27
Inserting a high priority DMA chain in an active DMA chain 6-44
Instruction addresses 3-6
Instruction cache
architecture, see Instruction cache architecture
cache hit 3-58
cache miss 3-58, 5-10
defined 5-3
described 3-58
disable and freeze 3-61 see, Instruction cache disable and freeze
dual data accesses 5-9
efficiency 3-60
see Instruction cache efficiency
instruction fetches 5-10
operation 3-58, 5-10
operation after reset 3-62
PM bus conflict 5-10
PM data bus accesses 5-10
program memory data accesses

3-10
program sequencing 3-7
size of 3-58
three-instruction pipeline and 3-58
Instruction cache architecture
addressing entry sets 3-59
cache hit 3-59
cache miss 3-59
described 3-58
diagram of 3-59
entry 3-58
entry sets 3-59
entry valid bit 3-59
instruction address mapping 3-59, 3-60
LRU bit 3-59
see \(L R U\) (least recently used) bit
Instruction cache disable and freeze 3-61
CADIS 3-62
CAFRZ 3-62
disabling 3-61
freezing 3-61
program memory data access restrictions and 3-62
Instruction cache efficiency 3-60
bit rate and 3-60
cache misses and 3-60
described 3-60
example of cache-inefficient code 3-60
Instruction cycle 3-4
clock rate 3-4
decode 3-4
execute 3-4
fetch 3-4
pipelined execution cycles 3-5
pipelining 3-4
processing rate 3-4
Instruction fetches 5-8, 5-10
dual data accesses 5-8
over the PM data bus 5-10
PM bus conflict 5-10
through the instruction cache 5-10
word width of 5-28
Instruction pipeline 3-19
DO UNTIL instruction and 3-25
instruction cache and 3-58
loop restrictions and 3-27
short loops and 3-28
Instruction set notation A-11
Instruction set reference
compute and move/modify A-4 see Compute and movelmodify instructions
condition and termination codes, summary of A-13
conditional instructions A-3
group I instructions see Group I (compute and move) instructions A-28
group II (program flow control) instructions
see also Group II (program flow control) instructions
summary A-44
group III (immediate move) instructions A-62, A-70 see Group III (immediate move) instructions
see Group IV (miscellaneous) instructions
group IV instructions A-9
immediate move instructions A-8
see Immediate move instructions
instruction summary A-2
instruction types A-2
map 1 system registers A-25
map 1 universal register codes
A-26
map 1 universal registers A-24
map 2 universal register codes A-25, A-27
memory addressing A-18 see Memory addressing
miscellaneous instructions A-9
see Miscellaneous instructions
notation summary A-11
opcode notation, summary of A-19
program flow control A-6 see Program flow control instructions
register types, summary of A-15
universal register codes, summary of A-24
Instructions
conditional 3-12
conditional and FLAGx bit states
12-32

\section*{INDEX}
conditional memory writes 5-49
internal memory storage 5-50
pipeline 3-19
INT_HIx (timer interrupt vector location) bit
described) 11-9
latching timer status bits 11-9
mapping programmable timer interrupts 3-45
Interface with the system bus 8-44
accessing slave processors over the cluster bus 8-44
arbitration for control of 8-44
basic system bus/cluster bus interface, diagram of 8-45
bidirectional system bus interface, diagram of 8-47
cluster bus 8-44
core accesses of 8-48
FLAGx 8-48
master processor accesses of 8-46
\(\overline{\mathrm{MS}} \mathrm{x} 8\)-48
signal glitches on the \(\overline{\mathrm{HBR}}\) line 8-46
system access of slave processors 8-46
uniprocessor to microprocessor interface 8-51
Inter-IC sound bus protocol 9-61
Internal buses
access restrictions 5-27
and the external \(\overline{\mathrm{ADDR}} \mathrm{x}\) data bus 5-12
control of 5-7

DM bus 5-7, 5-12
I/O bus 5-7, 5-12, 7-25
memory, connection to 5-7
PM bus 5-7, 5-12
Internal clock generator 12-26
enabling 12-27
multiprocessing and 12-26
phase lock 12-27
Internal interrupt vector table (IIVT) bit 5-30
Internal memory block data width, see IMDWx (internal memory
block data width) bit
Internal memory map
IOP registers 5-23
normal word 5-24
short word 5-24
Internal memory space
address boundaries 5-19
address regions 5-23
concurrent DMA accesses of 6-74
defined 5-4
described 5-23
diagram of 5-23
DMA transfers
and \(\overline{\text { DMAG }} \times 8-21\)
and \(\overline{\text { DMAR }} \mathrm{x}\)-21
extending DMA access to 7-30
external port connection 6-27
handshake mode DMA accesses 7-31
host data transfers through the EPBx buffers 8-18
host DMA transfers 8-21
interrupt vector table, address of 5-24
low-level organization 5-35
map of 5-17
multiprocessor DMA transfers to 7-30
prioritizing external DMA accesses 6-37
reserved addresses 5-19
setting up host DMA transfers 8-21
slave mode DMA accesses 7-31
SPORT connection 6-27
unusable locations 5-24
Interprocessor communications
overhead 7-6
see Interprocessor messages
Interprocessor messages 7-36, 7-37, 8-36
described 7-36
host vector interrupts, see Host vector interrupts
immediate high-priority interrupt 8-36
interrupt service routines 7-38, 7-39, 8-36
IOP registers 8-36
message passing, see Message passing
MSGRx registers 7-36, 8-36
types 8-36
vector interrupts 7-36, 7-38, 8-36
VIRPT register 7-36, 8-36
Interrupt controller 3-7

Interrupt latch register, see IRPTL register
Interrupt latency 3-40
branch and following cycle 3-43
branching to the vector cycles 3-40
first cycle in fetch/decode of first instruction in interrupt service routine 3-44
first two cycles of a program memory data access 3-43
interrupt priority and 3-43
IRQx and multiprocessor vector standard 3-43
last iteration of one-instruction loop 3-43
multicycle operations 3-43
pipelined delayed branch 3-42
pipelined program memory data access with cache miss 3-41
pipelined single-cycle instruction 3-40
processor access of external memory space during a host bus grant or while bus slave 3-44
recognition cycle 3-40
synchronization and latching cycle 3-40
third to last iteration of one-instruction loop 3-43
wait states for external memory space accesses 3-44
writes to IRPTL 3-40

Interrupt mask and latch registers, see IMASK register and IRPTL register
Interrupt mask pointer register, see IMASKP register
Interrupt masking and control 3-46
IMASK register 3-46 see also IMASK register
IMASKP register 3-46
see also IMASKP register
Interrupt priority 3-45
arithmetic interrupts 3-45
described 3-45
INT_HIx bit and programmable
timer interrupts 3-45
nested interrupts and 3-45
programmable timer interrupts 3-45
ranking 3-45
STKY flags and 3-45
Interrupt request lines, see \(\overline{I R Q} \mathrm{X}\)
Interrupt service routine 7-39
pushing ASTAT on the status stack 12-33, 12-34
pushing IOSTAT on the status stack 12-33, 12-34
reducing to normal subroutine 3-50
RTI instruction 3-39
see also Vector interrupts
servicing vector interrupts 7-38
VIPD bit, checking 7-39
Interrupt servicing stages 3-40
branching to the vector 3-40
recognition 3-40
synchronization and latching 3-40
Interrupt vector addresses
described F-1
external EPROM booting and location of interrupt vector table F-3
external source booting and location of interrupt vector table F-3
IIVT bit and selecting the location of the interrupt vector table F-3
IMASK register bit values, diagram of F-5
IRPTL and IMASK interrupt vectors and priorities \(\mathrm{F}-1\)
IRPTL register bit values, diagram of F-5
no boot mode and location of interrupt vector table F-3
offsets from base addresses F-1
Interrupt vector table 3-44
address of 8-38
IRPTL 3-44
location for external EPROM booting F-3
location for external source booting F-3
location for no boot mode F-3
VIRPT 3-44
Interrupt vector table address
boot mode 5-30
internal memory space 5-24
locating 12-61
no boot mode 5-30
when IIVT=0 12-61
when IIVT=1 5-30, 12-61
Interrupt-driven data transfer mode 9-65
described 9-65
interrupts 9-65
Interrupting DMA transfers over the external bus 7-18
Interrupts
circular buffer overflow 4-12
clearing the current one for reuse 3-49
\(I^{2} S\) interrupt-driven data transfer mode 9-65
IRPTL write timing 3-40
latency 3-40
loop address stack overflow 3-33
multiple SPORT single-word transfers 9-87
nesting and IMASKP 3-46
packed serial data word transfers 9-48
PC stack interrupt 3-24
processing 3-42
processing and delayed branches 3-23
processing in counter-based loops 3-29
program sequencer, see Program sequencer interrupts
program structures 3-1
programmable timer 3-45, 11-3, 11-6
serial port 9-6
see also SPORT interrupts
servicing restrictions 3-38
servicing sequence 3-39
servicing stages 3-40
software, see Software interrupts
SPORT packed-word transfers 9-87
SPORT single-word transfers 9-79, 9-86
stack overflow 3-24
timing and sensitivity of external 3-50
vector addresses F-1
vector table 3-44
INTIO (DMA single-word interrupt enable) bit 6-14
described 6-17
enabling interrupt-driven I/O 8-20
single-word EPBx data transfer control 7-29
IOCTL register 10-6
address of 11-14, E-68
bit definitions E-70
default bit values, diagram of 10-12, E-69
described E-68
DSDCK1 10-9, 10-15
DSDCTL 10-9, 10-15
FLAG \(_{11-4}\) 12-30
FLAG \(_{11-4}\) control bits 12-30
FLAG \(_{11-4}\) direction 12-30
FLAG \(_{11-4}\) value after reset 12-31
initialization value E-68
SDBN 10-11
SDBS 10-11
SDBUF 10-11, 10-17
SDCL 10-10
SDPGS 10-10, 10-18
SDPM 10-10
SDPSS 10-11
SDRAM configuration parameters, summary of 10-13
SDRAM control bit definitions 10-9
SDRAM interface control 10-9
SDRAM power-up sequence and 10-20
SDRDIV register and 10-14
SDSRF 10-10, 10-20
SDTRAS 10-10
SDTRP 10-10
IOP register reads
described 7-27
maximum throughput 7-27
IOP register writes
ACK 7-26
described 7-26
maximum pipeline throughput 7-27
slave write FIFO 7-26
throughput 7-26
write latency 7-26
IOP registers
access restrictions E-40
address region 5-23
addresses, reset values, and groups

E-43
addressing for host transfers 8-11
bit wise operations and 12-30
defined 5-4, 7-5, 8-6, E-1
described E-31
DM bus accesses E-41
DMA registers, summary of E-33, E-35
DMACx registers 6-11, 8-16, E-54
DMASTATx register E-64
external memory space wait states 5-53
external port bus accesses E-41
group access contention E-41
host booting and 12-58
host data transfers and 8-16
host interface and 8-6
host reads of 8-17
host writes to 8-16
I/O bus accesses E-41
initialization values after reset, summary of E-40
internal DMA transfers to E-41
internal memory address region 5-23
interprocessor messages and 8-36
IOCTL 11-14, E-68
IOSTAT 11-13, 11-14, E-75
mode and control bit write latencies E-43
MSGRx 8-16, 8-36
multiprocessing and 7-25
multiprocessing writes to 7-26

PM bus accesses E-41
programmable timer registers, addresses of 11-12
RDIVx E-78
resolving group access contention E-42
SDRDIV register 10-13
serial port registers, summary of E-35
SRCTLx E-81
STCTLx E-90
summary of E-31
SYSCON 8-16, E-99
SYSTAT 8-16, E-106
system control registers, summary of E-32
TCOUNTx 11-6
TDIVx E-78
TPERIODx 11-6
TPWIDTHx 11-6
VIRPT 8-36
WAIT E-111
write latencies E-42
IOSTAT register
address of 11-14, E-75
bit definitions E-76
default bit values, diagram of 11-13, E-76
described E-75
flag status updates 12-31
FLAG \(_{11-4} 12-30\)
FLAG \(_{11-4}\) inputs 12-31
FLAG \(_{11-4}\) outputs 12-33
FLAGx status bit permissions

12-32
FLAGxO status bits 12-32
initialization value E-75
programmable I/O ports and 11-13
signaling external devices with FLAGx bits 12-33
status stack pushes and pops 12-34
IRFS (RFS source) bit 9-21
defined 9-29
described 9-54
IRPTEN (global interrupt enable) bit
interrupt request validity and 3-38
IRPTL register
bit definitions E-14
BIT SET instruction and 3-49
bit values during interrupt service routine execution 3-44
clearing 3-44
clearing current interrupt for reuse 3-49
default bit values, diagram of E-13, F-5
described 3-44, E-12
disabling DMA interrupts and 7-29
DMA interrupts 6-9, 6-45
forced interrupt timing 3-40
IMASK register bits and 3-44, 3-46
initialization value \(\mathrm{E}-12\)
interrupt priority 3-45

\section*{INDEX}
interrupt vector table and 3-44
interrupt vectors and priorities
F-1
programmable timer interrupts and 11-9
RESET 3-44
reusing an interrupt the processor is processing 3-44
RTI instruction and 3-16
size of 3-44
software interrupts, activating 3-49
updating 3-48
\(\overline{\mathrm{IRQx}}\)
external interrupt and timer pins 12-28
operation cycles 12-26
pin definition 12-17
program sequencer interrupts 3-38
standard latency 3-43
state after reset 12-24
task-on-demand control 12-28
timing and sensitivity 3-50
validity of edge-triggered 3-51
validity of level-sensitive 3-50
\(\overline{\mathrm{IRQxE}}\) (external interrupt mode)
bits, configuration values 3-51
ITFS (TFS source) bit 9-16
defined 9-29
described 9-54

\section*{J}

JTAG boundary register D-6
described D-6
scan path positions
definitions D-6
latch type and function D-6
size of D-6
JTAG instruction register D-3
Bypass register D-4
described D-3
instruction binary code D-3
loading D-3
serial scan paths D-4
diagram of D-5
size of D-3
test instructions, summary of D-3
JTAG test access port
additional references D-29
BIST (built-in self-test
instructions) D-28
boundary register D-6
see JTAG boundary register
boundary scan D-1
described D-1
device identification register D-28
instruction register D-3
see JTAG instruction register
latches D-1
private instructions D-29
serial test access port D-1
serial-shift register path D-1
TAP (test access port) D-2
see TAP (JTAG test access port)
JTAG test clock, see \(T C K\)
JTAG test data input, see TDI
JTAG test data output, see \(T D O\)

JTAG test mode select, see TMS
JTAG test reset, see \(\overline{T R S T}\)
JTAG/emulator
accessing on-chip emulation features 12-34
boundary scans 12-34
CLKIN connection 12-40
clock skew 12-40
EMU 12-19
executing synchronous multiprocessor operations 12-40
EZ-ICE emulator, see EZ-ICE emulator
interface pins 12-34
pin definitions 12-19
pin states after reset 12-25
scan path, diagram of 12-40
signal termination 12-39
TCK 12-19
TDI 12-19
TDO 12-20
test access port 12-34
TMS 12-20
TRST 12-20, 12-35
JUMP (CI) instruction
clearing the current interrupt for reuse 3-49
status stack restore of ASTAT 3-48
status stack restore of MODE1 3-48
JUMP (LA)
aborting noncounter-based loops
prematurely 3-30
automatic loop abort 3-17
restriction in loops 3-17
Jump instructions 3-1
automatic loop abort 3-17
CI modifier 3-44
conditional branching 3-16
delayed and nondelayed 3-17
described 3-16
indirect, direct, and PC-relative 3-17
program memory data accesses 3-11

\section*{K}

KEYWDx register 9-9
described 9-73
memory-mapped address and reset value 9-10, 9-12
multichannel receive comparison 9-73

\section*{L}

L (DAG locations) registers 4-2 circular data buffers and 4-11
initialization and postmodify behavior 4-7
values, restrictions on 4-11
L_FIRST (left/right channel transmit/receive first) bit 9-16, 9-21
default setting 9-63
defined 9-30
described 9-63

LADDR register
described 3-33
loop address stack pointer and 3-33
value when loop address stack empty 3-33
LAFS (late TFS/RFS) bit 9-16, 9-22
defined 9-29
described 9-56
late frame sync mode 9-56
Late frame sync mode 9-56
described 9-56
Latencies and throughput
summary of 12-65
system registers effect and read latencies E-4
Latency between DMA request and DMA grant signals, handling 6-65
LCE condition 3-12, 3-14
CURLCNTR (current loop count) and 3-12
DO UNTIL instruction 3-12
IF NOT LCE instruction and 3-13
LCNTR 3-25, 3-34
CURLCNTR and 3-35
described 3-35
last loop iteration 3-35
loop counter stack and 3-35
nested loops, setting up count value for 3-35
reads of 3-37
LE condition 3-13

Least significant word (LSW) format 5-29
Loading routine, see Booting
Local bus, host interface and 8-6
Loop abort (LA) modifier 3-34
Loop address stack 3-7
described 3-32
DO UNTIL instruction and 3-33
empty state 3-33
layout 3-32
loop abort (LA) modifier and 3-34
overflow 3-33
PUSH LOOP instruction and 3-33
pushing and popping 3-7
stack pointer and the LADDR register 3-33
STKY register and 3-33
Loop counter stack 3-34
LCNTR value and 3-35
pushing for nested loops, diagram of 3-36
see \(L C N T R\)
Loop counters and stack 3-34
current loop counter, see CURLCNTR
loop counter stack 3-34
loop counter, see LCNTR
Loop instructions 3-1
counter-based loops 3-28
DO FOREVER 3-12
DO UNTIL 3-11 see DO UNTIL instruction 3-25
instruction pipeline 3-27

JUMP (LA) and automatic loop abort 3-17
loop address stack, see Loop address stack
loop counters and stack 3-34
noncounter-based loops 3-29
program memory data accesses 3-11
restrictions 3-27, 3-28, 3-29 see also General loop restrictions 3-27
short loops 3-27, 3-28
simple loop, example code 3-25
termination conditions 3-33
Loop stacks
empty flag 3-54
flags 3-54
overflow flag 3-54
Loop termination instructions 3-12
LRFS (active state RFS) bit 9-21
defined 9-30
LRU (least recently used) bit
described 3-59
values 3-59
LSEM bit 3-54
LSOV bit 3-54
LSWF packing format 6-52
LT condition 3-13
LTFS (active state TFS) bit 9-16
defined 9-30
described 9-55

\section*{M}

M (DAG modify) registers 4-2
circular buffer addressing and 4-9
circular data buffers and 4-11
postmodify addressing operations 4-7
premodify addressing operations 4-6
MASTER (DMA master mode enable) bit 6-14, 6-30, 8-21, 8-22
described 6-19
DMA memory transfers 7-31, 7-32
DMA transfers to on-chip memory 7-31
Master mode DMA 6-21, 6-30, 6-55
described 6-55, 6-58
initiating transfers 6-55
operation examples 6-58
placing a channel in 6-58
Master processor
accesses and operation cycles 12-26
accesses of the system bus 8-46
data transfers with the slave processor 7-25
defined 7-5, 8-6
external bus arbitration 7-16
host interface and 8-6
MCE (multichannel mode enable) bit 9-22
defined 9-31
described 9-70
effect latency 9-70
\(I^{2}\) S SPORT mode, enabling 9-62
OPMODE and 9-70
standard SPORT mode, enabling 9-59
Memory
32- and 40 -bit data, configuration for 5-40
32- and 48-bit words, using 5-30
access restrictions 5-27
access timing of multiprocessor memory space 5-67
ACK 5-47
address boundaries 5-19
address decoding table 5-20
ADDRx pin 5-44
architecture, diagram of 5-2
bandwidth 5-1
boot modes 5-53
bus idle cycle, see Bus idle cycle
bus master accesses of external memory space 5-66, 5-67
cache miss 5-10
core accesses
internal memory space through multiprocessor memory space 5-25
over the PM bus 5-10
DAG operation, see \(D A G\) operation
data transfers 5-7
48-bit accesses of program memory 5-14
address sources 5-11
between memory and registers

5-12
between universal registers 5-12
example code for 48 -bit program memory access 5-14
over DM bus 5-11
over PM bus 5-11
PX register transfers, diagram of 5-13
single-cycle, number of 5-17
with the Register File 5-11
DATAx 5-45
DM bus, see \(D M\) bus
dual data accesses, see Dual data accesses
EPROM boot mode 5-53 see EPROM boot mode
executing program from external memory space 5-49
extending off-chip memory accesses 5-53
external memory address space 5-44
external memory banks and SDRAM, see SDRAM interface
external memory banks, see External memory banks
external memory space access address fields 5-26
external memory space access timing 5-65
external memory space, see
External memory space
external port access, see External port
external SDRAM memory, see SDRAM interface
features 5-1
fine tuning accesses 5-35
generating memory addresses 5-11
I/O bus, see I/O bus
indirect addressing 5-11
Instruction cache, see Instruction cache
instruction fetches, see Instruction fetches
interface signals for external memory space 5-44
interface with off-chip devices 5-43
internal bus connections, see Internal buses
internal bus control, see Internal buses
internal memory space, see Internal memory space
interrupt vector table address 5-30
invalid multiprocessor memory space addresses 5-25
IOP registers, see IOP registers
low-level physical mapping 5-35
memory blocks, see Memory blocks
modified Harvard architecture 5-8
\(\overline{\mathrm{MS}} \mathrm{x} 5-45\)
multiprocessor memory space access address fields 5-25
multiprocessor memory space, see

Multiprocessor memory space
normal vs. short word addressing 5-29
off-chip devices and the external port 5-43
off-chip interface pins 5-43
ordering of 16 -bit short words within 32- and 48-bit words 5-32
organization 5-16
organization vs. address, diagram of 5-32
packing external memory
program data 5-49
PM and DM bus address bits, diagram of 5-8
PM and DM bus addresses 5-8
PM bus accesses of external memory space 5-26
PM bus, see PM bus
PM data accesses through the instruction cache 5-10
Program sequencer, see Program sequencer
PX registers, see \(P X\) registers
RD 5-45
Register File, see Register File reserved addresses 5-19
same block, same cycle access conflicts 5-15
SDRAM, see SDRAM interface
shadow write FIFO 5-39
short word accesses 5-41
short word addresses, diagram of

\section*{INDEX}

5-42
single-cycle execution efficiency 5-9
SPORT data transfers 9-77
starting address for 32-bit data, calculating 5-35
storage capacity 5-17
storing mixed words in the same
block 5-32, 5-33, 5-36
\(\overline{\mathrm{SW}} \mathrm{x}\) 5-46
total address space 5-17
transferring data between the PM and DM buses 5-12
WAIT register, diagram of default bit values 5-58
wait state modes 5-61
wait states and acknowledge, see
Wait states and acknowledge
word size and memory block organization 5-28
word types supported 5-28
WR 5-46
memory
blocks vs. banks 5-49
Memory accesses
IMDWx vs. RND32 5-41
of 40-bit data with 48 -bit word 5-40
preprocessing 16 -bit short word addresses, diagram of 5-36
starting addresses for contiguous 32-bit data 5-37
word width, see Word width
Memory acknowledge, see \(A C K\)

Memory address bits on the DM and PM buses 5-8
Memory addressing
direct A-18
absolute address A-18
PC-relative address A-18
indirect A-18
postmodify with immediate value A-18
postmodify with M register, update I register A-18
premodify with immediate A-18
premodify with M register, update I register A-18
summary of A-18
Memory block 0
accessing noncontiguous addresses 5-29
invalid addresses 5-29
noncontiguous addresses 5-29
normal word addresses, range of 5-29
Memory block accesses
by 16-bit short words 5-36
column selection 5-36
conflicts 5-14, 5-15
fine tuning 5-35
MSW/LSW of 32-bit data 5-36
of 40-bit data with 48-bit word 5-40
preprocessing 16-bit short word addresses, diagram of 5-36
row selection 5-35
word width and RND32 5-41

Memory block configuration changing word width 5-40 for 16-bit short words 5-31
for 32-bit data words 5-31
for 48-bit instruction words 5-30
IMDWx bit and 5-40
starting address of 32-bit data 5-35
word width 5-30
Memory block organization 5-16
block 0 5-16
block 15-16
columns 5-32
diagram of 5-16
low-level 5-35
physical mapping 5-35
Memory block storage capacity
48-bit words 5-31
for 16 -bit words 5-31
for 32-bit words 5-31
Memory blocks
32- and 40-bit data, configuration for 5-40
32- and 48-bit words, configuring 5-30
block 0 address ranges for instructions and data, example of 5-34
block 1 invalid addresses 5-29
defined 5-4
described 5-16
invalid addresses 5-39
normal word addresses 5-29
ordering of 16 -bit short words
within 32- and 48-bit words 5-32
reads and writes of the same block 3-10
short word addresses, see Short word addressing
single-cycle transfers, number of 5-17
storage capacity 5-17
storing mixed words in the same block, see Mixed word storage
word size and 5-28
word types 5-28
memory blocks
vs. memory banks 5-49
Memory map
external memory space 5-26
internal memory space 5-17
multiprocessor memory space 5-24
Memory organization 5-16
Memory read strobe, see \(\overline{R D}\)
Memory select lines, see \(\overline{M S}\) x
Memory write strobe, see \(\overline{W R}\)
Message passing 7-36, 8-37
described 7-37
FLAGx pins and 7-37
host software protocols 8-37
host vector interrupts 8-38
interprocessor communication 8-36
MSGRx registers 8-37
register handshake protocol 7-37, 8-37

\section*{INDEX}
register write-back protocol 7-38, 8-38
software protocols for 7-37
vector interrupt-driven protocol 7-37, 8-37
MFD (multichannel frame delay) bits 9-16
defined 9-31
described 9-71
MI (multiplier floating-point invalid operation) bit 2-34
floating-point multiplication and 2-36
MIS (multiplier floating-point invalid operation) bit 2-34
Miscellaneous instructions
Cjump/Rframe (type 24) instructions A-10
NOP (type 21) instructions A-9
push|pop stacks/flush cache (type 20) instructions A-9
summary A-9
Mixed word storage
diagram of 5-38
invalid addresses 5-39
rules for 5-32
same block 5-32
same block restrictions 5-36
same block, example of 5-33
starting addresses for contiguous 32-bit data 5-37
Mixed words
example, diagram of 5-33
fine tuning accesses 5-35

MMSWS (multiprocessor memory space wait state) bit automatic wait state option 5-62
MN (multiplier result negative) bit 2-34
described 2-35
MN condition 3-13
MOD1 multiplier operations options
described B-52
summary of B-53
MOD2 multiplier operations options
described B-51
summary of B-52
Mode register set command (SDRAM), see MRS command
MODE1 register
alternate register file register control bits 2-11
alternate register file registers, activating 2-11
ALU operation bits 2-14
ALUSAT 2-14
bit definitions E-18
bit-reverse mode control bits 4-14
BM (bus master condition) 3-13
conditional instructions and 3-12
DAG register control bits, summary of 4-5
default bit values, diagram of E-17
described E-16
effect latency of activation of alternate register file register sets

\section*{2-11}
floating-point operating mode status bits, summary of 2-32
floating-point operation status bits 2-32
initialization value \(\mathrm{E}-16\)
IRPTEN 3-38
nested interrupts 3-46
NESTM 3-46
preserved current values of 3-49
program sequencing interrupts and 3-38
RND32 2-14, 2-32, 5-41
RTI instruction and 3-16
sign extending short word addresses 5-30
sign extension enable (SSE) bit 5-30, 5-42
SRCU 2-29
SRD1H 4-5
SRD1L 4-5
SRD2H 4-5
SRD2L 4-5
SRRFH 2-11
SRRFL 2-11
status stack save and restore operations 3-48
TRUNC 2-14, 2-32
zero-filling short word addresses 5-30
MODE2 register
bit definitions E-23
BUSLK 7-34
CADIS and CAFRZ bit
definitions 3-62
default bit values, diagram of E-22
described E-21
diagram of 11-10
\(\mathrm{FLAG}_{3-0}\) control bits 12-29
initialization value \(\mathrm{E}-21\)
instruction cache disabling/freezing 3-62
instruction cache mode bits, value after reset 3-62
INT_HIx 3-45, 11-9
interrupt mode bits 3-51
interrupt sensitivity configuration
3-51
\(\overline{\mathrm{IRQ}} \mathrm{xE} 3-51\)
mapping programmable timer interrupts 3-45
PERIOD_CNTx 11-6, 11-8
programmable I/O ports and 11-13
programmable timer enable 11-1
PULSE_HIx 11-6, 11-8
PWMOUTx 11-3, 11-5, 11-8
TIMENx 11-1, 11-8
Modified Harvard architecture 5-8
MOS (multiplier fixed-point overflow) bit 2-34
described 2-35
MR register values and 2-35
Most significant word (MSW) format 5-29
\(M R=R n / R n=M R\) operation
compute field B-60
described B-60

\section*{INDEX}
multiplier status flags B-61
MRB=0 operation
described B-59
multiplier status flags B-59
\(\mathrm{MRB}=\mathrm{MRB}+\mathrm{Rx}^{*} \mathrm{Ry} \bmod 2\)
operation
described B-55
multiplier status flags B-55
\(M R B=M R B-R x * R y \bmod 2\) operation
described B-56
multiplier status flags B-56
MRB=RND MRB mod1 operation described B-58
multiplier status flags B-58
\(\mathrm{MRB}=\mathrm{Rx} *\) Fy mod2 operation
described B-54
multiplier status flags B-54
MRB=SAT MRB mod1 operation
described B-57
multiplier status flags B-57
MRCCSx register 9-9, 9-72
defined 9-72
memory-mapped address and reset value 9-10, 9-12
multichannel companding formats 9-45
MRCSx register 9-9, 9-72
defined 9-72
memory-mapped address and reset value 9-10, 9-11
\(M R F=0\) operation
described B-59
multiplier status flags B-59
\(\mathrm{MRF}=\mathrm{MRF}+\mathrm{Rx} * \mathrm{Ry} \bmod 2\) operation
described B-55
multiplier status flags B-55
MRF=MRF-Rx*Ry mod2
operation
described B-56
multiplier status flags B-56
\(M R F=R N D M R F \bmod 1\) operation
described B-58
multiplier status flags B-58
\(M R F=R x * R y \bmod 2\) operation
described B-54
multiplier status flags B-54
MRF=SAT MRF mod1 operation
described B-57
multiplier status flags B-57
MRS command 10-31
MSGRx registers 8-36
host data transfers and 8-16
host interface and 7-36
host software protocols and 8-37
interprocessor messages 7-36, 8-36
message passing 7-36, 8-37
multiprocessing data transfers 7-25
shared-bus multiprocessing 8-36
MSTR (SPORT transmit and receive master mode) bit 9-16, 9-21
defined 9-31
described 9-64
MSWF packing format 6-14, 6-52
and 48-bit DMA words 6-53
described 6-17
\(\overline{\mathrm{MS}} \mathrm{x}\)
and core accesses of the system bus 8-48
chip selects for peripheral devices 5-49
conditional memory write instructions and 5-49
decoded memory address lines 5-49
external DMA data transfers 6-63
external memory bank addresses and 5-48
external memory space interface and 5-45
pin definition 12-5
state after reset 12-22
MTCCSx register 9-9, 9-72
defined 9-72
memory-mapped address and reset value 9-10, 9-11
multichannel companding formats 9-45
receive comparison disabled and 9-74
MTCSx register 9-9, 9-72
defined 9-72
memory-mapped address and reset value 9-10, 9-11
MU (multiplier underflow) bit 2-34 described 2-36
Multichannel frame delay
described 9-71

MFD values in multiprocessor system 9-71
T1 devices, interface with 9-71
Multichannel frame syncs 9-69
described 9-69
Multichannel receive comparison feature 9-74
Multichannel receive comparison mask registers
IMASK register 9-73
Multichannel receive comparison registers
described 9-73
example application 9-75
IMAT and 9-74
IMODE and 9-74
KEYWDx register 9-73
operation 9-73
SDEN and 9-74
SRCTLx register control bits for receive comparisons 9-74
Multichannel SPORT mode
channel selection registers 9-72 see Channel selection registers
channel slot capabilities 9-67
channel slot synchronization 9-69
channel slots 9-67
CHNL (current channel selected) 9-26
CKRE (frame sync clock edge) 9-26
companding 9-67
companding formats 9-45
control bits 9-69
see Multichannel SPORT mode control bits
current channel selected status 9-71
data justification 9-45
data word formats 9-44
data word selection 9-72
default bit values, diagram of 9-20, 9-25
described 9-67
DITFS 9-26
DMA operation and 9-69
DTYPE 9-27
early frame sync mode and 9-56
enable effect latency 9-70
enabling 9-70
frame sync data dependency in 9-57
frame sync logic level, configuring 9-55
frame sync source 9-69
frame syncs 9-69
see Multichannel frame syncs
IMAT 9-28
IMODE 9-29
late frame sync mode and 9-56
linear transfers 9-45
LRFS 9-30
LTFS 9-30
MCE 9-31
MFD 9-31
multichannel compand select registers 9-45
multichannel frame delay 9-71
multichannel operation, diagram of 9-68
NCH 9-32
number of channel slots, setting 9-71
OPMODE 9-32, 9-36
PACK 9-32
primary and secondary channels, configuration of 9-70
receive comparison registers 9-73 see Multichannel receive comparison registers
receive control bits 9-21
RFSx pin connections 9-69
ROVF 9-33
RXS 9-33
SCHEN 9-34
SDEN 9-34
SENDN 9-35
SLEN 9-35
TCLK 9-28
TCLKx and RCLKx pin connections in 9-67
TFSx pin connections 9-69
timing reference 9-69
transfer timing characteristics, example of 9-68
transmit control bits 9-15
transmit data valid signal 9-69
TUVF 9-36
TXS 9-37
TXx_z data buffer 9-69
Multichannel SPORT mode
control bits 9-69

CHNL 9-71
MCE 9-70
MFD 9-71
NCH 9-71
operation mode 9-70
summary of 9-69
Multifunction operations 2-50
described 2-50, B-94
dual add and subtract
instructions, summary of 2-50
dual add/subtract (fixed-point) B-96
dual add/subtract (floating-point) B-98
fixed-point multiply and accumulate instructions, summary of 2-51
floating-point multiply and ALU instructions, summary of 2-51
input operand constraints B-94
input operand locations, restrictions 2-50
input registers, diagram of 2-52
multiplication and dual add and
subtract instructions, summary of 2-51
parallel multiplier and ALU (fixed-point) B-100
parallel multiplier and ALU (floating-point) B-101
parallel multiplier and dual add/subtract B-104
Register File and B-94
single-operation functions vs.

2-50
types B-94
valid input registers, diagram of B-95
Multiplication and dual add and subtract instructions, summary of 2-51
Multiplier fixed-point results 2-28
fractions 2-28
MR registers 2-28 see Multiplier MR registers
overflow status flags 2-35
placement, diagram of 2-28
Register File transfers 2-28
underflow status flags 2-37
Multiplier floating-point operating modes 2-32
described 2-32
fixed-point rounding restriction 2-32
MODE1 status bits 2-32
RND32 (floating-point rounding boundary) 2-32
rounding boundary 2-33
rounding mode 2-33
TRUNC (floating-point rounding) 2-32
Multiplier instruction set summary 2-38
Multiplier MR register operations
valid maximum saturation values 2-31
Multiplier MR registers 2-28
activation of 2-29
architecture 2-28
context switching 2-29
data alignment 2-29
data transfers and 2-29
described 2-28
fixed-point accumulation instructions and 2-29
fixed-point integer and fraction results 2-36
MR transfer formats, diagram of 2-29
overflow status flags for fixed-point results 2-35
parallel accumulators, use as 2-29
Register File transfers 2-30
Multiplier operations 2-27, B-50
denormal operands 2-36
described 2-27, B-50
fixed-point 2-27
fixed-point operand format 2-27
fixed-point results 2-28 see Multiplier fixed-point results
floating-point 2-27
floating-point operating modes 2-32
see Multiplier floating-point operating modes
\(\mathrm{Fn}=\mathrm{Fx}^{*} \mathrm{Fy}\) B-62
input/output rate 2-27
MOD1 options described B-52
summary of B-53
MOD2 options described B-51
summary of B-52
MR registers and fixed-point results 2-28
\(M R=R n / R n=M R B-60\)
\(\mathrm{MRB}=0 \mathrm{~B}-59\)
\(\mathrm{MRB}=\mathrm{MRB}+\mathrm{Rx}^{*} \mathrm{Ry} \bmod 2 \mathrm{~B}-55\)
\(M R B=M R B-R x * R y \bmod 2 B-56\)
MRB=RND MRB \(\bmod 1 \mathrm{~B}-58\)
\(\mathrm{MRB}=\mathrm{Rx}\) *y \(\bmod 2 \mathrm{~B}-54\)
MRB=SAT MRB mod1 B-57
MRF=0 B-59
\(\mathrm{MRF}=\mathrm{MRF}+\mathrm{Rx}^{*} \mathrm{Ry} \bmod 2 \mathrm{~B}-55\)
MRF=MRF-Rx*Ry mod2 B-56
MRF=RND MRF mod1 B-58
\(\mathrm{MRF}=\mathrm{Rx}\) * \(\mathrm{Ry} \bmod 2 \mathrm{~B}-54\)
MRF=SAT MRF mod1 B-57
Register File 2-27
\(\mathrm{Rn}=\mathrm{MRB}+\mathrm{Rx} * \mathrm{Ry} \bmod 2 \mathrm{~B}-55\)
\(\mathrm{Rn}=\mathrm{MRB}-\mathrm{Rx}^{*} \mathrm{Ry} \bmod 2 \mathrm{~B}-56\)
\(\mathrm{Rn}=\mathrm{MRF}+\mathrm{Rx} * \mathrm{Ry} \bmod 2 \mathrm{~B}-55\)
\(\mathrm{Rn}=\mathrm{MRF}-\mathrm{Rx}^{*} \mathrm{Ry} \bmod 2 \mathrm{~B}-56\)
Rn=RND MRB mod1 B-58
\(\mathrm{Rn}=\) RND MRF mod1 B-58
\(\mathrm{Rn}=\mathrm{Rx}\) *Ry mod2 B-54
\(\mathrm{Rn}=\) SAT MRB mod 1 B-57
\(\mathrm{Rn}=\) SAT MRF mod 1 B-57
status flag update 2-34
status of most recent 2-34
summary of B-50
Multiplier registers
summary of A-17
Multiplier status flags 2-34
ASTAT status bits, summary of 2-34
described 2-34
fixed-point underflow results 2-37
floating-point invalid operation 2-36
MI floating-point invalid operation 2-34
MIS floating-point invalid operation 2-34
MN result negative 2-34
MOS fixed-point overflow 2-34
MR register values and 2-35
MU underflow 2-34
MUS underflow 2-34
MV overflow 2-34
MVS floating-point overflow 2-34
negative flag 2-35
overflow flags 2-35
STKY status bits, summary of 2-34
underflow flags 2-36
updating 2-34
Multiplier unit 2-26
described 2-1, 2-26
fixed-point instructions 2-26
floating-point instructions 2-26
instruction set summary 2-38
instruction types, summary of 2-26
multifunction computations and 2-26
operations 2-26
operations, see Multiplier operations
status flags, see Multiplier status
flags

Multiprocessing 7-1
ACK 12-52
basic system, diagram of 7-2
BM condition and 3-13
\(\overline{\mathrm{BMS}}\) and 12-51
booting, see Multiprocessor booting
broadcast writes
see Broadcast writes
\(\overline{\mathrm{BR}} \mathrm{x}\) pins 7-3
bus arbitration, see Multiprocessor bus arbitration
bus lock and semaphores, see Bus lock and semaphores
bus master 7-1
clock skew 12-43
configurations for interprocessor DMA, summary of 6-70
data transfers, see Multiprocessing data transfers
DMACx registers 7-4
emulating synchronous operations with CLKIN 12-40
EPBx buffers 7-4
EPROM boot mode and 12-51
external bus 7-1, 7-4
features 7-1
host accesses of both processors 8-14
host interface 8-6
host interface with the system bus 8-44
IDx pin connections 7-3
immediate high-priority interrupt 8-36
internal clock generation and 12-26
interprocessor messages 7-36, 8-36
interrupt service routine 8-36
IOP registers 7-4, 7-5
master processor 7-5
multichannel SPORT mode and 9-71
multiprocessor memory space 7-4, 7-5
multiprocessor system 7-5
operation cycles 12-26
pin connections between two processors 7-3
SDRAM accesses and bus arbitration 7-17
SDRAM operation 10-25
shared-bus 8-36
sharing a common boot EPROM 12-51
sharing the \(\overline{\text { DMAG }} x\) signal 6-68
single-word data transfers 7-5
slave processor 7-5
SYSTAT register status bits 7-40 see also SYSTAT register
system architecture, see
Multiprocessing system architecture
system clock rate 7-5
system configuration for interprocessor DMA 6-70

Multiprocessing bus requests 7-10, 12-14
Multiprocessing data transfers 7-25
ACK 7-26
addressing 7-25
communication with slave processor's core 7-25
data 7-25
DMA operations 7-25
DMA transfers, see Multiprocessing DMA transfers
DMACx registers 7-25
EPBx buffer writes, see EPBx buffers
EPBx transfers, see Multiprocessing EPBx transfers
external port 7-25
internal I/O bus 7-25
IOP register reads, see IOP register reads
IOP register writes, see IOP register writes
IOP registers 7-25
MSGRx registers 7-25
multiprocessor memory space accesses and wait states 7-25
shadow write FIFO 7-32
slave processor configuration 7-25
slave write FIFO 7-26
SYSCON register 7-25
SYSTAT register 7-25
types 7-25
vector interrupts and 7-25
VIRPT register 7-25

Multiprocessing DMA transfers 7-30
described 7-30
DMA packing 7-31
DMAGx 7-30
\(\overline{\text { DMAR } x} 7-30\)
extending internal memory space access 7-30
external handshake mode DMA configuration 7-32
external port DMA channels and 7-30
handshake mode DMA configuration 7-31
slave mode DMA configuration 7-31
to on-chip memory 7-30, 7-31
types 7-30
Multiprocessing EPBx transfers 7-27
core hang 7-29
DEN (DMA enable) bit 7-29
DMA block transfers 7-27
external port buffers 7-27
FLSH (DMA flush buffers and status) bit 7-29
flushing the EPBx buffers 7-29
interrupts 7-29
single-word transfers 7-27, 7-28
single-word, non-DMA transfers 7-29
types 7-27
writing to a full buffer 7-28
Multiprocessing ID, see ID \(x\)

Multiprocessing system architecture cluster multiprocessing, see

Cluster multiprocessing
data bandwidth bottlenecks 7-6
data flow multiprocessing, see
Data flow multiprocessing
interprocessor communication overhead 7-6
nodes 7-6
shared global memory 7-6
Multiprocessor booting 12-58
BEL 12-59
BMS 12-59
\(\overline{\mathrm{CS}} 12-59\)
EPROM boot sequence 12-59
from one EPROM, diagram of 12-60
HBR 12-59
host boot pin configuration 12-59
host boot sequence 12-59
Multiprocessor bus arbitration 7-10
acquiring the bus 7-12
\(\overline{\mathrm{BRx}} 7-10\)
BTC 7-12
bus request and read/write timing, diagram of 7-15
bus synchronization operation 7-11
core priority access, see Core
priority access
\(\overline{\mathrm{CPA}} 7-11\)
described 7-10
DMA transfers and 7-17
HBG 7-10
\(\overline{\text { HBR }} 7-10\)
IDx 7-10
pin definitions 7-10
protocol 7-12
SDRAM and 7-17
timing diagram 7-13
Multiprocessor memory space 7-4
access address fields 5-25
access timing 5-67, 5-68
address boundaries 5-19
address range of IDx processor 5-24
automatic wait state option 5-62
core accesses of internal memory space through 5-25
defined 5-5, 7-5
described 5-24
diagram of 5-24
host interface and 8-6
invalid addresses 5-25
map of 5-24
multiprocessing data transfers 7-25
single wait state (MMSWS) 5-57
wait states and acknowledge 5-61
Multiprocessor system 7-1
\(\overline{\mathrm{BR}} \mathrm{x}\) pins 7-3
bus arbitration, see Multiprocessor bus arbitration
data transfers, see Multiprocessing data transfers
defined 7-5
determining the current bus master 7-11
diagram of 7-2
IDx pin connections 7-3
pin connections between two processors 7-3
processor self-configuration 7-11
Multiprocessor vector interrupts 3-52
described 3-52
minimum latency 3-52
VIPD bit 3-52
VIRPT 3-52
MUS (multiplier underflow) bit 2-34
described 2-36
MV (multiplier overflow) bit 2-34
described 2-35
MR register values and 2-35
MV condition 3-13
MVS (multiplier floating-point overflow) bit 2-34

\section*{N}

NC, pin definition 12-20
NCH (number of channel slots) bit 9-22
defined 9-32
described 9-71
NE condition 3-14
Nested interrupt routines 3-7
Nested interrupts
enabling and disabling 3-47
IMASKP register and 3-46
IMASKP register and temporary interrupt masks 3-47
interrupt priority and latency 3-43
MODE1 register and 3-46
NESTM bit 3-47
RTI instruction and 3-47
Nested loops 3-7
noncounterbased loops and 3-30
setting up a count value for 3-35
NESTM (nesting mode) bit
described 3-46
No boot mode
address of initial instruction fetch 12-60
described 12-60
external memory address of first instruction 12-49
interrupt vector table, address of 5-30
pin configuration 12-51
Noncounter-based loops
aborting executing prematurely 3-30
described 3-29
instruction pipeline and 3-30
nested loops and 3-30
pipelined two-instruction one-iteration (2 cycles of overhead) 3-32
pipelined two-instruction two-iteration 3-31
restrictions 3-29
termination condition 3-30, 3-33
Nondelayed branches 3-18
call decode address 3-18
call return address 3-18

DB modifier and 3-18
defined 3-18
pipelined stages of jumps/calls 3-18
pipelined stages of returns 3-19
Nonsequential program operations 3-5
NOP (type 21) instruction
described A-77
opcode A-77
syntax summary A-9
Normal \(\overline{\text { SBTS }}\) operation ( \(\overline{\mathrm{HBR}}\) deasserted) 5-63
Normal word addresses
block 0 invalid addresses 5-29
block 0 , range of 5-29
block 1 invalid addresses 5-29
block 1, range of 5-29
internal memory address region 5-24
interrupt vector table, address of 5-24
range of 5-29
vs. short word addresses 5-29
word width of 5-28
Normalized numbers C-2
fields C-2
hidden bit C-2
unsigned exponent value range C-2
NOT AC condition 3-14
NOT AV condition 3-14
NOT BM condition 3-15
NOT FLAG0_IN condition 3-14

NOT FLAG1_IN condition 3-14
NOT FLAG2_IN condition 3-14
NOT FLAG3_IN condition 3-14
NOT ICE condition 3-14
NOT LCE condition 3-12
NOT MS condition 3-14
NOT MV condition 3-14
NOT SV condition 3-14
NOT SZ condition 3-14
NOT TF condition 3-15
Notation conventions for Chapter 6, DMA 6-6
Number of external DMA bus transfers, specifying the 6-30
Numeric formats
described C-1
extended-precision, floating-point C-4
see Extended-precision, float-ing-point format
fixed-point C-8 see Fixed-point formats
short word, floating-point C-5 see Short word, floating-point format
single-precision, floating-point C-2
see Single-precision, float-
ing-point format

\section*{O}

Off-chip memory access extension 5-53

Off-chip memory access extension method
either (ACK or WAIT register) method 5-54
external (ACK and WAIT register) method 5-54
external (ACK) method 5-53
internal (WAIT register) method 5-54
Opcode notation summary A-19
OPMODE (SPORT operation mode) bit 9-16, 9-21
defined 9-32
\(I^{2}\) S SPORT mode, enabling 9-62
multichannel SPORT mode 9-70
standard mode, enabling 9-59
Oscilloscope probes 12-47
ground clip type 12-47
loading 12-47
recommended 12-47
standard ground clips 12-47
Overriding BMS 12-55

\section*{P}

Paced master mode DMA 6-21
described 6-58
extending accesses 6-59
PACK (packing) bit 9-16, 9-21
defined 9-32
packing and unpacking serial data 9-47
SPORT DMA block transfers and 9-78

Packing sequence for downloading instructions from a 16 -bit bus 6-53
Parallel multiplier and ALU
syntax and opcodes, summary of B-102
Parallel multiplier and ALU (fixed-point)
compute field B-100
described B-100
Parallel multiplier and ALU (floating-point)
compute field B-101
described B-101
valid sources of input operands, summary of B-101
Parallel multiplier and dual add/subtract operations
compute field B-104
described B-104
valid sources of input operands, summary of B-105
PC stack 3-6
almost full state 3-24
described 3-24
DO UNTIL instruction and 3-25
empty status 3-24
events that pop 3-24
flags 3-54
full state 3-24
full status 3-24
interrupt generation 3-24
interrupt service routine push of 3-24
overflow status 3-24
reading and delayed branches
3-24
size of 3-24
stack full interrupt 3-24
STKY register and 3-24
PC stack empty flag 3-54
PC stack full flag 3-54
PC stack pointer, see PCSTKP
PCEM (PC stack empty) bit 3-54
PCFL (PC stack full) bit 3-54
PCI (program controlled interrupts) bit 6-40
CP (chain pointer) register and 6-40
described 6-40
disabling DMA interrupts 6-40
enabling and disabling DMA interrupts 6-46
restrictions 6-40
PCSTKP
data values 3-24
described 3-24
empty value 3-24
overflow value 3-24
pushing and popping 3-7
reading and delayed branches 3-24
write latency 3-24
PERIOD_CNTx (timer period count enable) bit 11-6
described 11-8
Pin definitions 12-3
ACK 12-7

ADDRx 12-4
asynchronous inputs 12-3
\(\overline{\mathrm{BMS}}\) 12-13
BMSTR 12-13
\(\overline{\mathrm{BR}} \mathrm{x} 7-10,12-14\)
BSEL 12-14
CAS 12-10
CLKIN 12-14
CPA 7-11, 12-16
\(\overline{\mathrm{CS}} 12-8\)
DATAx 12-4
DMAGx 12-5
\(\overline{\text { DMAR }} 12-5\)
DQM 12-10
DRx_X 12-11
DTx_X 12-11
EMU 12-19
external port 12-4
FLAGx 12-16
GND 12-20
HBG \(12-8\)
HBR 12-9
host interface 12-7
IDx 7-10, 12-16
\(\overline{\mathrm{IRQ}} \times 12-17\)
JTAG/emulator 12-19
miscellaneous 12-20
\(\overline{\mathrm{MS}} \mathrm{x}\) 12-5
multiprocessor bus arbitration 7-10
NC 12-20
PWM_EVENTx 12-17
RAS 12-10
RCLKx 12-12
\(\overline{\mathrm{RD}} 12-17\)
REDY 12-9
RESET 12-18
RFSx 12-12
SBTS 12-6
SDA10 12-10
SDCKE 12-11
SDCLKx 12-10
SDRAM interface 12-10
SDWE 12-11
serial port 12-11
\(\overline{\mathrm{SW}}\) 12-6
synchronous inputs 12-3
system control 12-13
TCK 12-19
TCLKx 12-12
TDI 12-19
TDO 12-20
TFSx 12-12
TMS 12-20
TRST 12-20
unused inputs 12-3
VDD 12-20
WR 12-18
XTAL 12-19
Pin operation 12-26
asynchronous inputs 12-27
CLKIN frequencies, see CLKIN frequencies
external interrupt and timer pins 12-28
EZ-ICE emulator, see EZ-ICE emulator
Flag inputs, see FLAGx 12-31

Flag outputs, see FLAGx 12-33
FLAGx 12-28
input synchronization delay 12-27
internal clock and phase lock 12-27
internal clock generation 12-26
JTAG interface pins, see JTAG/emulator
signal recognition phase 12-27
single-bit signaling 12-28
synchronization delay 12-27
XTAL and CLKIN 12-26
Pin states after reset 12-22
ACK 12-22
ADDRx 12-22
BMS 12-23
BMSTR 12-22
\(\overline{\mathrm{BR}} \mathrm{x} 12-22\)
BSEL 12-23
bus master driven pins 12-22
\(\overline{\text { CAS }} 12-22\)
CLKIN 12-23
\(\overline{\text { CPA }} 12-23\)
\(\overline{\mathrm{CS}} 12-23\)
DATAx 12-23
DMAG \(x\) 12-22
\(\overline{\text { DMAR }} \times 12-23\)
DQM 12-22
DRx_X 12-24
DTx_X 12-24
EMU 12-25
FLAGx 12-24
\(\overline{\text { HBG }} 12-22\)
\(\overline{\mathrm{HBR}}\) 12-24
IDx 12-24
\(\overline{\mathrm{IRQx}}\) 12-24
JTAG/emulator 12-25
\(\overline{\mathrm{MS}}_{\mathrm{x}}\) 12-22
PWM_EVENTx 12-24
\(\overline{\text { RAS }} 12-23\)
RCLKx 12-24
\(\overline{\mathrm{RD}} 12-23\)
REDY 12-24
RESET 12-24
RFSx 12-24
\(\overline{\text { SBTS 12-24 }}\)
SDA10 12-23
SDCKE 12-23
SDCLKx 12-23
SDWE 12-23
serial port pins 12-24
SW 12-23
TCK 12-25
TCLKx 12-24
TDI 12-25
TDO 12-25
TFSx 12-24
TMS 12-25
TRST 12-25
\(\overline{\mathrm{WR}} 12-23\)
XTAL 12-24
Pipelining 3-19
described 3-4
execution cycles 3-5
system register writes and 3-8
Placing all SDRAM signals in a high impedance state 10-9

Placing the SDCLK1 signal only in a high impedance state 10-9
PM bus
address bits, diagram of 5-8
and EPBx buffers 8-18
connection to memory 5-7
core memory accesses 5-10
data storage 5-8
data transfer destinations 5-11
data transfer types 5-11
data transfers with memory 5-7
defined 5-5
dual data access conflicts 5-10
generating 24 -bit addresses 5-26
generating addresses for 5-11
instruction fetches 5-10
memory accesses 5-27
program segment address restriction 5-52
PX register accesses 5-28
Register File transfers 5-11
transferring data to the DM bus 5-12
PMODE (DMA packing mode enable) bit 6-14, 8-22, 8-24, 8-28
and HBW bit combinations 6-52
described 6-16
EPBx packing mode bit values 6-17, 6-51
EPBx packing modes 6-16
external port DMA packing mode 6-51
host EPBx packing modes 8-19
host EPBx transfers 8-22, 8-24
multiprocessing DMA transfers 7-31
packing individual data words 8-19
packing modes for EPBx buffers 6-17, 6-51
values for EPBx buffer packing modes 6-17, 6-51
PMWOUT 3-53
Polling to determine the status of a
DMA transfer 6-26
Postmodify addressing operations 4-6
compared to premodify addressing, diagram of 4-7
immediate modifier value 4-6
index (I) register value 4-6
modify (M) register value 4-6
uninitialized locations (L)
registers and 4-7
without circular data buffers 4-7
Power and ground
GND 12-20
NC 12-20
pin definitions 12-20
VDD 12-20
Power plane, decoupling capacitors and 12-46
Power supply return, see \(G N D\)
Power supply, see \(V D D\)
Powering up SDRAM after reset 10-28
Power-up procedures

\section*{TRST 12-35}

Pre command 10-7, 10-32
Precharge command (SDRAM), see
Pre command
Premodify addressing operations 4-6
compared to postmodify addressing, diagram of 4-7
immediate modifier value 4-6
index (I) registers and 4-6
locations (L) registers and 4-6
M (DAG modify) registers 4-6
modulo logic and 4-6
offset modifier 4-6
restrictions on using 4-6
Preprocessing 16-bit short word addresses, diagram of 5-36
Processor
defined 8-6
host control of 8-8
Processor architecture 1-9
booting 1-20
comprehensive instruction set 1-15
computation units 1-10
context switching 1-15
data address generators 1-11
DMA controller 1-19
DSP core 1-9
DSP core buses 1-13
dual-ported memory 1-16
external port interface 1-17
general-purpose I/O ports 1-14
host interface 1-17

I/O processor 1-18
Instruction cache 1-13
interrupts 1-15
Program sequencer 1-11
programmable timers 1-14
Register File 1-11
serial ports 1-18
summary of features 1-9
Processor benefits 1-5
Processor features 1-1, 1-5
40-bit extended precision 1-6
additional Literature 1-24
arithmetic 1-5
balanced performance 1-24
data flow 1-5
development tools 1-20
dual address generators 1-6
processor layout, diagram of 1-3
program sequencing 1-6
summary of 1-22
super Harvard architecture, diagram of 1-2
Processor reset, see \(\overline{\text { RESET }}\)
Processor synchronization, described 7-21
Processor system-level enhancements 1-6
high-level languages 1-7
IEEE formats 1-7
serial scan and emulation 1-7
Program controlled DMA interrupts 6-40
Program counter address after reset 12-53, 12-56

Program counter stack pointer, see PCSTKP
Program counter stack, see PC stack
Program counter, see PC stack
Program execution
40-bit data accesses 5-52
address generation scheme 5-51
aligning internal addresses with
external memory space 5-50
data access addressing 5-52
data packing 5-49
described 5-49
example addresses for 5-50
generating instruction addresses in external memory space 5-50
invalid data segment addresses 5-52
invalid program segment addresses 5-52
mapping 64 K memory space to 128K memory space 5-51
multiple program segments, using 5-51
PM bus address restriction 5-52
program segment alignment in external memory space 5-51
stalls 12-66
storing instructions in internal memory space \(5-50\)
Program flow control instructions
direct jump|call (type 8) instructions A-6
do until (type 13) instructions A-7
do until counter expired (type 12)
instructions A-7
indirect jump or compute \(/\) dreg \(\Leftrightarrow\) DM (type 10) instructions A-6
summary of A-6
Program memory data accesses 3-10
branch instructions, see Branch instructions
instruction cache 3-10
loop instructions, see Loop instructions
Program segments
alignment in external memory space 5-51
invalid external memory addresses 5-52
multiple, using 5-51
Program sequencer
architecture, see Program sequencer architecture
conditional instructions and loop termination conditions evaluation 3-7
defined 5-5
generating 24 -bit PM bus addresses 5-26
generating 32-bit DM bus addresses 5-26
generating memory addresses 5-11
operation, see Program sequencer operation
sources of fetch addresses 3-6
summary of functions 3-2

Program sequencer architecture 3-6
decode address register 3-6
diagram of 3-6
fetch address register 3-6
instruction cache, see Instruction cache
interrupt controller 3-7
loop address stack 3-7 see Loop address stack
PC stack 3-6 see also \(P C\) stack
program counter 3-6
status stack 3-7
system registers 3-7 see also Program sequencer registers
universal registers 3-7
Program sequencer interrupts 3-38
arithmetic exceptions 3-38
circular buffer data overflows 3-38
described 3-38
external 3-38
internal 3-38
interrupt servicing stages 3-40
\(\overline{\overline{I R Q}} \mathrm{x}\), see \(\overline{I R Q} \mathrm{x}\)
latency 3-40
MODE1 register and 3-38
RTI instruction and 3-38, 3-39
servicing 3-38
servicing sequence 3-39
stack overflows 3-38
valid status 3-38
Program sequencer operation 3-10
branch instructions, see Branch

\section*{instructions}
condition codes, summary of 3-13
conditional instruction execution, see Conditional instructions
CURLCNTR value and loop iterations 3-34
evaluating conditions 3-12
IDLE and IDLE16 instructions 3-56
instruction cache 3-10 see Instruction cache
interrupt latency 3-40
interrupt servicing stages 3-40
interrupt vector table and 3-44
interrupts, see Program sequencer interrupts
loop address stack, see Loop address stack
loop instructions, see Loop instructions
multiprocessor vector interrupts 3-52
nested interrupt servicing 3-48
program memory data accesses 3-10
reads and writes of the same memory block 3-10
sequential program flow 3-10
software interrupts 3-49
status stack save and restore 3-48
Program sequencer registers 3-7
LADDR, see \(L A D D R\) register
loop address stack 3-7 see also Loop address stack
overflow interrupts 3-24
PC stack pointer 3-7
pipelining effects on writes to 3-8
program counter stack pointer, see PCSTKP
read and effect latencies, summary of 3-8
readable registers 3-7
stack flags 3-54
status stack 3-7
system register bit manipulation instruction and 3-7
update timing 3-8
writable registers 3-7
Program sequencing 3-1
clearing current interrupt for reuse 3-49
clock rate 3-4
DAG2 3-7
external interrupt timing and sensitivity 3-50
IDLE and IDLE16 instructions 3-56
IDLE instruction 3-1
instruction cache 3-7
instruction cycle, see Instruction cycle
instruction processing rate 3-4
interrupt latency 3-40
interrupt masking and control 3-46
interrupt priority 3-45 see also Interrupt priority
interrupts 3-1
jump instructions 3-1
loop instructions 3-1
multiprocessor vector interrupts 3-52
nested interrupt routines 3-7
nested loops 3-7
nonsequential program operations 3-5
pipelining 3-4, 3-8
program sequencer, see Program sequencer
program structures 3-1
programmable timers and 3-53
saving and restoring the status stack 3-48
software interrupts 3-49
subroutines 3-1
variation in program flow, diagram of 3-3
vector interrupt feature, using 3-52
Program structures 3-1
branches 3-11
IDLE 3-1
interrupts 3-1
jumps 3-1
loops 3-1, 3-11
subroutines 3-1
Programmable I/O and SDRAM control register, see IOCTL register
Programmable I/O ports
bitwise operations on 11-13
described 11-13

FLAG11-4 11-13
functionality 11-13
IOSTAT register and 11-13
MODE2 register and 11-13
Programmable I/O status register, see IOSTAT register
Programmable timer pins, see PWM_EVENTx
Programmable timers 3-53
control bits and interrupt vectors 11-8
see Timer control bits and interrupt vectors
counters, maximum period of 3-53
enabling 11-1
features 3-53
functions 11-1
I/O pins 3-53
input/output pin 11-1
interrupts and the status stack
11-9
see Timer interrupts and the status stack
pulse width count/capture 11-1
see WIDTH_CNT timer mode
pulse width waveform generation
11-1
see PWMOUT timer mode
PWM_EVENTx pins 3-53
registers 11-1
TCOUNTx register 3-53
timer counter mode, see PMWOUT
timer counters, size of 11-1
timer register default values 11-11
timer/disable timing, diagram of 11-2
TPERIODx register 3-53
TPWIDTHx registers 3-53
Programming and memory 13-9
16-bit short words, reading 13-10
dual data accesses, performing 13-9
memory access space, restrictions 13-10
Programming and the computation units 13-6
compute operations 13-6
restrictions on delayed branching 13-7
writing twice to the same Register File location 13-7
Programming and the DAGs 13-8
illegal DAG register transfers 13-8 initializing circular buffers 13-9
Programming considerations component-specific operations 13-6
computation units 13-6 see Programming and the computation units
DAG register writes 13-4
DAGs 13-8
see Programming and the DAGs
extra cycle conditions 13-1
loop accesses of program memory data 13-2

\section*{INDEX}
memory
see Programming and memory
nondelayed branches 13-1
one- and two-instruction loops, using 13-4
program memory data accesses with cache miss 13-2
summary of 13-1
wait state programming 13-5
PS (DMA pack status) bit 6-14
described 6-16
values for EPBx packing status 6-16
Pulse capture timer mode, see WIDTH_CNT timer mode
PULSE_CAPx (timer pulse captured) bit 11-6
PULSE_HIx (timer leading edge select) bit
described 11-8
WIDTH_CNT timer mode 11-6
PUSH LOOP instruction
loop address stack and 3-33
Push|pop stacks/flush cache (type 20) instruction
described A-75
example A-75
opcode A-75
syntax summary A-9
PWM output/capture, see PWM_EVENTx
PWM_EVENTx 11-1
external interrupt and timer pins 12-28
pin definition 12-17
programmable timer I/O 3-53
PWMOUT timer mode 11-3
state after reset 12-24
task-on-demand control 12-28
WIDTH_CNT timer mode 11-5
PWMOUT timer mode 11-1
avoiding unpredictable results from the PWM_EVENTx signal 11-3
described 11-3
PWM_EVENTx operation 11-3
PWM_EVENTx timer pin and 11-3
PWMOUTx (timer mode control) bit 11-3
selecting 11-3
timer flow diagram 11-4
timer interrupts 11-3
TPERIODx register and 11-3
TPWIDTHx register and 11-3
PWMOUTx (timer mode control) bit
described 11-8
PWMOUT timer mode 11-3
WIDTH_CNT timer mode 11-5
PX bus connection 5-5, 5-11
PX data transfers
40-bit DM data bus 5-14
48-bit accesses of program memory 5-14
between DM data bus and external memory 5-14
between DM data bus and
internal memory 5-14
between memory and registers
5-12
between PM and DM data buses 5-11
between PX1 and PM data bus 5-12, 5-14
between PX2 and DM data bus 5-14
between PX2 and PM data bus 5-12
data alignment 5-12
diagram of 5-13
example code for 48-bit program
memory access 5-14
universal register-to-register 5-12
PX registers
40-bit data accesses with 48-bit
words 5-40
architecture 5-12
bus connection 5-5
diagram of 5-12
PX1 alignment 5-12
PX2 alignment 5-12
subregister alignment 5-12
using 5-12
word width of internal bus accesses 5-28

\section*{R}
\(\overline{\mathrm{RAS}}\)
pin definition 12-10
state after reset 12-23
\(\overline{\mathrm{RAS}}\) to \(\overline{\mathrm{CAS}}\) delay 10-41

RBWM
avoiding boot hold off 12-52
EPROM booting 12-52
RBWS
EPROM booting 12-52
RCLKDIV receive clock divisor 9-41
described 9-41
\(I^{2}\) S SPORT mode 9-62
SPORT clock source and 9-50
RCLKx 9-4, 9-5
clock signal options 9-50
connection in multichannel
SPORT mode 9-67
pin definition 12-12
SPORT loopback mode 9-88
state after reset 12-24
\(\overline{\mathrm{RD}}\)
external memory space interface and 5-45
pin definition 12-17
state after reset 12-23
RDIVx register 9-5, 9-9
address of E-78
bit definitions E-80
clock and frame sync frequencies 9-39
default bit values, diagram of E-79
described E-78
divisor bit fields 9-41
memory-mapped address and reset value 9-10, 9-11
RCLKDIV 9-41
reset and E-78

\section*{INDEX}

RFS signal frequencies 9-5
RFSDIV 9-41
Read (SDRAM) command 10-33
Read and effect latencies of system registers 3-8
Read latency
defined E-4
system registers E-4
Reading the IOP registers 7-27
Reads of a slave processor's IOP registers 8-17
Receive clock (RCLKx) pins 9-4
Receive frame sync (RFSx) pins 9-4
Receive overflow status bit, see ROVF (receive overflow) status bit
Receive shift register 9-5
Redefining priority for external port DMA channels 6-38

\section*{REDY}
assertion restrictions 8-12
changing to active-drain output 8-12
host interface 8-8
host IOP register reads 8-17
implementing broadcast writes 8-23
open-drain output 8-12
pin definition 12-9
response to \(\overline{\mathrm{CS}}\), delay 8-11
state after reset 12-24
writes to a full slave write FIFO
buffer and 8-17
Ref command 10-38

Refresh command (SDRAM), see Ref command
Register File 2-9
access characteristics 2-9
alternate registers 2-11
see Alternate register file registers
computation units and 2-9
data writes, sources of 2-10
defined 5-6
fields for Shifter bit field deposit and extract operations, diagram of 2-42
fields for Shifter instructions, diagram of 2-42
individual data registers 2-10 see Individual register file registers
MR register transfers 2-30
multifunction operation operands and 2-50
multifunction operations and B-94
multiplier fixed-point results 2-28
PM data bus transfers and 5-11
shifter operations and B-63
shifter output 2-41
SPORT control registers and 9-12
structural and functional characteristics 2-9
system register bit manipulation instruction and E-6
register file
ALU operations and 2-13
Register handshake message passing protocol 7-37, 8-37

Register modify/bit-reverse (type 19) instruction
described A-73
example A-73
opcode (with bit reverse) A-74
opcode (without bit-reverse) A-73
Register types
multiplier registers A-17
summary of A-15
universal registers A-15
Register write-back message passing protocol 7-38, 8-38
Reinitializing DMA channels (FLSH) 6-18
latency 6-18
restrictions 6-18
Requesting bus lock 7-34
RESET
bit write restriction 3-44
bus arbitration synchronization
after 7-21
input hysteresis
pin definition 12-18
programmable timer register initialization values 11-11
state after reset 12-24
Reset initialization values of the WAIT register 5-55
Resource sharing 7-34
Return from interrupt, see RTI instruction 3-16
Return from subroutine, see RTS instruction 3-16

Return from
subroutine|interrupt/compute (type 11) instruction
described A-55
example A-56
opcode (return from interrupt) A-57
opcode (return from subroutine)
A-56
Return instructions 3-16
conditional branching 3-16
return from interrupt (RTI), see
RTI instruction 3-16
return from subroutine (RTS), see RTS instruction 3-16
Reusing the current interrupt 3-49
RFS signal 9-5
RFSDIV receive frame sync divisor 9-41
described 9-42
frame sync source and 9-54
RFSR (receive frame sync
requirement) bit 9-21
defined 9-33
described 9-52
RFSx 9-4
connection in multichannel SPORT mode 9-69
\(I^{2} S\) word select 9-63
multichannel SPORT mode frame sync source 9-69
multichannel timing reference 9-69
pin definition 12-12

\section*{INDEX}

SPORT loopback mode 9－88 state after reset 12－24
\(R n=-R x\)（fixed－point）operation
ALU status flags B－16
described B－16
\(R n=(R x-R y) / 2\)（fixed－point） operation
ALU status flags B－10
described B－10
Rn＝ABS Rx（fixed－point）operation
ALU status flags B－17
described B－17
Rn＝ASHIFT Rx BY \(\langle\) data8 \(\rangle\)
operation
described B－67
shifter status flags B－67
Rn＝ASHIFT Rx BY Ry operation described B－67
shifter status flags B－67
Rn＝BCLR Rx BY \(\langle\) data 8\(\rangle\) operation described B－70
shifter status flags B－70
Rn＝BCLR Rx BY Ry operation described B－70
shifter status flags B－70
Rn＝BSET Rx BY \(\langle\) data 8\(\rangle\) operation
described B－71
shifter status flags B－71
Rn＝BSET Rx BY Ry operation
described B－71
shifter status flags B－71
\(\mathrm{Rn}=\mathrm{BTGL} \mathrm{Rx} \mathrm{BY}\langle\) data 8\(\rangle\) operation described B－72
shifter status flags B－72

Rn＝BTGL Rx BY Ry operation described B－72
shifter status flags B－72
Rn＝CLIP Rx BY Ry（fixed－point） operation
ALU status flags B－25
described B－25
\(\mathrm{Rn}=\) EXP Rx operation
described B－86
shifter status flags B－86
\(R n=E X P R x(E X)\) operation
described B－87
shifter status flags B－87
Rn＝FDEP Rx BY 〈bit6）：（len6〉 operation
described B－74
example B－75
shifter status flags B－75
Rn＝FDEP Rx BY 〈bit6〉：（len6〉（SE） operation
described B－78
example B－79
shifter status flags B－79
Rn＝FDEP Rx BY Ry（SE）operation
described B－78
example B－79
shifter status flags B－79
Rn＝FDEP Rx BY Ry operation
described B－74
example B－75
shifter status flags B－75
Rn＝FEXT Rx BY 〈bit6）：（len6〉（SE） operation
described B－84
example B－84
shifter status flags B－85
Rn＝FEXT Rx BY 〈bit6）：（len6〉
operation
described B－82
example B－83
shifter status flags B－83
Rn＝FEXT Rx BY Ry（SE）operation
described B－84
example B－84
shifter status flags B－85
Rn＝FIX Fx BY Ry operation
ALU status flags B－40
described B－39
Rn＝FIX Fx operation
ALU status flags B－40
described B－39
\(R n=F P A C K\) Fx operation
described B－90
gradual underflow B－90
results of B－90
shifter status flags B－91
short float data format B－90
Rn＝LEFT0 Rx operation
described B－89
shifter status flags B－89
Rn＝LEFTZ Rx operation described B－88
shifter status flags B－88
Rn＝LOGB Fx operation
ALU status flags B－38
described B－38
Rn＝LSHIFT Rx BY 〈data8〉 operation
described B－65
shifter status flags B－65
Rn＝LSHIFT Rx BY Ry operation
described B－65
shifter status flags B－65
Rn＝MANT Fx operation
ALU status flags B－37
described B－37
\(R n=M A X(R x, R y)\)（fixed－point） operation
ALU status flags B－24
described B－24
\(\mathrm{Rn}=\mathrm{MIN}\)（Rx，Ry）（fixed－point） operation
ALU status flags B－23
described B－23
\(\mathrm{Rn}=\mathrm{MRB}+\mathrm{Rx} *\) Rry \(\bmod 2\) operation described B－55
\(\mathrm{Rn}=\mathrm{MRB}+\mathrm{Rx} * \mathrm{Ry} \bmod 2\) operation
multiplier status flags B－55
Rn＝MRB－Rx＊Ry mod 2 operation
described B－56
multiplier status flags B－56
\(R n=M R F+R x * R y \bmod 2\) operation
described B－55
multiplier status flags B－55
\(\mathrm{Rn}=\mathrm{MRF}-\mathrm{Rx} *\) Ry \(\bmod 2\) operation
described B－56
multiplier status flags B－56
\(\mathrm{Rn}=\) NOT Rx（fixed－point） operation
ALU status flags B－22
described B－22

Rn＝PASS Rx（fixed－point）
operation
ALU status flags B－18
described B－18
\(\mathrm{Rn}=\mathrm{Rn}\) OR ASHIFT Rx BY \(\langle\) data 8\(\rangle\)
operation
described B－68
shifter status flags B－68
Rn＝RN OR ASHIFT Rx BY Ry operation
described B－68
shifter status flags B－68
Rn＝Rn OR FDEP Rx BY
\(\langle\) bit6）：／len6〉（SE）operation
described B－80
example B－80
shifter status flags B－81
\(R n=R n\) OR FDEP Rx BY
〈bit6）：（len6〉 operation
described B－76
example B－76
shifter status flags B－77
\(R n=R n\) OR FDEP Rx BY Ry（SE） operation
described B－80
example B－80
shifter status flags B－81
Rn＝Rn OR FDEP Rx BY Ry
operation
described B－76
example B－76
shifter status flags B－77
Rn＝Rn OR LSHIFT Rx BY Ry operation
described B－66
shifter status flags B－66
\(\mathrm{Rn}=\mathrm{Rn}\) OR LSHIFT Rx BY〈data8〉 operation
described B－66
shifter status flags B－66
\(\mathrm{Rn}=\) RND MRB mod 1 operation described B－58
multiplier status flags B－58
Rn＝RND MRF mod 1 operation described B－58
multiplier status flags B－58
\(\mathrm{Rn}=\mathrm{ROT} \mathrm{Rx}\) BY \(\langle\) data 8\(\rangle\) operation
described B－69
shifter status flags B－69
Rn＝ROT Rx BY Ry operation
described B－69
shifter status flags B－69
\(\mathrm{Rn}=\mathrm{Rx}\) AND Ry（fixed－point） operation
ALU status flags B－19
described B－19
\(R n=R x\) OR Ry（fixed－point） operation
ALU status flags B－20
described B－20
\(\mathrm{Rn}=\mathrm{Rx}\) XOR Ry（fixed－point） operation
ALU status flags B－21
described B－21
\(\mathrm{Rn}=\mathrm{Rx}^{*} \mathrm{Ry} \bmod 2\) operation multiplier status flags B－54
\(\mathrm{Rn}=\mathrm{Rx}^{*} \mathrm{Ry}\) mode 2 operation described B－54
\(\mathrm{Rn}=\mathrm{Rx}+1\) (fixed-point) operation
ALU status flags B-14
described B-14
\(\mathrm{Rn}=\mathrm{Rx}+\mathrm{Cl}\) (fixed-point) operation
ALU status flags B-12
described B-12
saturation mode B-12
\(\mathrm{Rn}=\mathrm{Rx}+\mathrm{Cl}-1\) (fixed-point) operation
ALU status flags B-13
described B-13
saturation mode B-13
\(R n=R x+R y\) (fixed-point) operation
ALU status flags B-6
described B-6
saturation mode B-6
\(\mathrm{Rn}=\mathrm{Rx}+\mathrm{Ry}+\mathrm{Cl}\) (fixed-point) operation
ALU status flags B-8
described B-8
saturation mode B-8
\(\mathrm{Rn}=\mathrm{Rx}-1\) (fixed-point) operation
ALU status flags B-15
described B-15
\(R n=R x-R y\) (fixed-point) operation
ALU status flags B-7
described B-7
saturation mode B-7
\(\mathrm{Rn}=\mathrm{Rx}-\mathrm{Ry}+\mathrm{Cl}\) (fixed-point) operation
ALU status flags B-9
described B-9
saturation mode B-9
\(\mathrm{Rn}=\) SAT MRB mod 1 operation
described B-57
multiplier status flags B-57
\(R n=\) SAT MRF mod 1 operation
described B-57
multiplier status flags B-57
Rn=TRUNC Fx BY Ry operation
ALU status flags B-40
described B-39
\(\mathrm{Rn}=\) TRUNC Fx operation
ALU status flags B-40
described B-39
RND32 (floating-point rounding boundary) bit 2-14
32-bit data in 40 -bit systems, using 5-41
32-bit IEEE results 2-15
40-bit results 2-15
multiplier floating-point operation 2-32, 2-33
vs. IMDWx 5-41
ROM boot wait mode (RBWM) 5-56
ROM boot wait state (RBWS) 5-57
Rotating priority for external port DMA channels 6-37
DCPR bit 6-37
described 6-37
vs. fixed priority 6-38
vs. SPORT channel priorities 6-38
Rounding modes
described 2-7
round-toward-zero 2-7
Rounding MR register 2-30

Round-toward-zero rounding mode 2-7
ROVF (receive overflow status) bit 9-22, 9-38
defined 9-33
described 9-38
RTFS (active state RFS) bit described 9-55
RTI instruction 8-38
ASTAT register and 3-16
described 3-16
EPROM booting 12-54
host booting 12-58
IMASKP register and 3-16
IRPTL register and 3-16
MODE1 register and 3-16
nested interrupts 3-47
program sequencing interrupts and 3-38
status stack pop and 3-16
status stack restore of ASTAT 3-48
status stack restore of MODE1 3-48
RTS instruction
described 3-16
LR modifier and reusing the current interrupt 3-50
RXS (receive data buffer status) bits 9-22, 9-38
defined 9-33
described 9-38
SPORT reset and 9-7
RXx_z data buffer 9-9
data formats and 9-44
described 9-13
interrupts 9-14
memory-mapped address and reset value 9-10, 9-11, 9-12
operation, see \(R X x \_z\) data buffer operation
read/write restrictions 9-15
reading/writing 9-14
reads of an empty buffer 9-14
receive overflow condition
ROVF (receive overflow) status bit 9-14
receive shift buffer 9-13, 9-44
size of 9-13
SPORT reset and 9-7
RXx_z data buffer operation 9-14
architecture 9-14
described 9-14
storage capacity 9-14

\section*{S}

Saturate MR register 2-31
valid maximum saturation values 2-31
\(\overline{\text { SBTS }}\) (suspend bus three-state)
host bus acquisition 8-11
pin definition 12-6
state after reset 12-24
system bus access deadlock, resolving 8-49
\(\overline{\mathrm{SBTS}}\) and \(\overline{\mathrm{HBR}}\) combination
applying 8-49
restrictions 8-49

SCHEN (SPORT DMA chaining)
bit 6-23, 9-16, 9-22
defined 9-34
enabling chaining on a SPORT DMA channel 9-85
setting up DMA on SPORT channels 9-79
SDA10
pin definition 12-10
state after reset 12-23
SDCKE
pin definition 12-11
state after reset 12-23
SDCLKx
pin definition 12-10
state after reset 12-23
SDEN (SPORT DMA enable) bit 6-23, 9-16, 9-22
defined 9-34
\(I^{2}\) S SPORT mode 9-65
multichannel receive comparisons and 9-74
setting up DMA on SPORT channels 9-79
SDRAM 2x clock output, see SDCLKx
SDRAM A10 pin, see SDA10
SDRAM access 10-26
A11 pin and 16 M devices 10-27
DQM pin operation 10-27
mapping ADDRx bits 10-26
multiplexed 32-bit SDRAM address, diagram of 10-26

SDRAM bank select bit, see SDRAM configuration
SDRAM burst stop command, see Bstop command
SDRAM clock enable, see SDCKE
SDRAM column access strobe, see \(\overline{C A S}\)
SDRAM configuration 10-13
active command delay 10-21
buffering option 10-17
\(\overline{\mathrm{CAS}}\) latency value \(10-18\)
clock enables and non-SDRAM systems 10-15
clock enables for heavy clock loads 10-16
clock enables for minimal clock loads 10-15
configuration parameters, summary of 10-13
DSDCK1 10-9, 10-15
DSDCTL 10-9, 10-15
external memory bank mapping 10-16
IOCTL control bits 10-9
IOCTL register 10-9, 10-13
IOCTL register default bit values, diagram of 10-12
mapping processor addresses to SDRAM addresses 10-18
number of banks 10-16
page size 10-18
page size and device organization 10-19
page size and number of banks

10-18
power-up mode 10-19
power-up sequence 10-9
power-up sequence and SDPM
bit 10-20
power-up sequence and SDRDIV
register 10-20
precharge delay 10-21
refresh counter equation variables 10-14
SDBN 10-11, 10-16
SDBS 10-11, 10-16
SDBUF 10-11, 10-17
SDCL 10-10, 10-18
SDPGS 10-10, 10-18
SDPM 10-10, 10-19
SDPSS 10-11, 10-20
SDRDIV register 10-13, 10-14
SDSRF 10-10, 10-20
SDTRAS 10-10, 10-21
SDTRP 10-10, 10-21
setting the clock enables \(10-15\)
setting the refresh counter value 10-14
starting self-refresh mode 10-20
starting the power-up sequence
10-20
IOCTL register and 10-20
timing requirements 10-9
SDRAM control
controller commands, see SDRAM
controller commands
SDBN 10-16

SDRAM control register, see IOCTL register
SDRAM controller commands 10-29
Act 10-30
Bstop 10-30
DMA transfers and 10-36
MRS 10-31
Pre 10-32
Read 10-33
Ref 10-38
Sref 10-28, 10-39
Write 10-35
SDRAM controller operation 10-18
accessing SDRAM devices, see SDRAM access
ADDRx 10-28
data throughput rates 10-23
described 10-23
DMA accesses 10-24
entering and exiting self-refresh mode 10-28
executing a parallel refresh command 10-27
mapping processor addresses to SDRAM addresses 10-18
multiprocessing accesses 10-25
powering up after reset 10-28
SDA10 10-27
SDSRF bit 10-28
SDRAM data mask, see \(D Q M\)
SDRAM interface 5-6, 10-1
and asynchronous host transfers with the processor 8-9
automatic refresh mode 10-6
bank active command 10-5
burst length 10-5
burst stop command 10-5
burst type 10-5
CAS 12-10
\(\overline{\text { CAS latency 10-5 }}\)
configuration parameters, see
SDRAM configuration
control register, see IOCTL
register
controller commands, see SDRAM controller commands
controller operation, see SDRAM controller operation
data mask I/O function 10-6
data transfer rate 10-1
diagram of 10-2
DQM 12-10
external memory devices 5-63
features 10-1
full-page burst length 10-18
IOCTL register 10-6
meeting multidevice timing requirements \(10-17\)
memory mapping 5-48
mode register 10-6
multiple SDRAM banks, connection to 10-3
multiprocessor bus arbitration and 7-17
normal \(\overline{\mathrm{SBTS}}\) operation ( \(\overline{\mathrm{HBR}}\) deasserted) 5-63
operation cycles 12-26
page size 10-6
pin definitions 12-10
see SDRAM interface pin definitions
precharge command 10-7
\(\overline{\text { RAS }} 12-10\)
SDA10 12-10
SDCKE 12-11
SDCLKx 12-10
SDRDIV register 10-7
SDWE 12-11
self-refresh 10-7
self-refresh mode 10-20
setting SDRAM page size 10-18
suspending bus three-state \((\overline{\mathrm{SBTS}})\) 5-63
system with multiple SDRAM
devices, diagram of 10-3
terminology 10-5
timing specifications, see SDRAM timing specifications
\(\mathrm{t}_{\text {RAS }}\) active command time 10-7
\(\mathrm{t}_{\mathrm{RC}}\) bank cycle time 10-7
\(\mathrm{t}_{\text {RCD }} \overline{\mathrm{RAS}}\) to \(\overline{\text { CAS }}\) delay 10-8
\(\mathrm{t}_{\mathrm{RP}}\) precharge time 10-8
wait states and 5-48
SDRAM interface pin definitions 10-4
\(\overline{\text { CAS }} 10-4\)
DQM 10-4
\(\overline{\mathrm{MS}} \mathrm{x}\) 10-4
RAS 10-4
SDA10 10-4
SDCKE 10-4

SDCLK0 10-4
SDCLK1 10-4
SDWE 10-4
SDRAM parallel refresh command 10-27
SDRAM pins, see SDRAM interface pin definitions
SDRAM refresh counter register, see SDRDIV register
SDRAM row access strobe, see \(\overline{R A S}\)
SDRAM timing requirements 10-17
SDRAM timing specifications 10-41
bank cycle time 10-41
\(\overline{\mathrm{RAS}}\) to \(\overline{\mathrm{CAS}}\) delay 10-41
SDRAM write enable, see \(\overline{S D W E}\)
SDRDIV register 10-7, 10-13
refresh counter equation variables 10-14
SDRAM power-up sequence and 10-20
setting the refresh counter value 10-14
setting the value 10-14
\(\overline{\text { SDWE }}\)
pin definition 12-11
state after reset 12-23
Self-refresh command (SDRAM), see Sref command
Semaphore, described 7-34
SENDN (endian data word format) bit 9-15, 9-21
defined 9-35
described 9-48
Sequential program flow 3-10
Serial communication
synchronization 9-4
Serial port connections
data receive (DRx_X) pins 9-4
data transmit (DTx_X) pins 9-4
pins, summary of 9-4
receive clock (RCLKx) pins 9-4
receive frame sync (RFSx) pins 9-4
transmit clock (TCLKx) pins 9-4
transmit frame sync (TFSx) pins 9-4
Serial ports 9-1
clock and frame sync frequencies 9-39
clock signal options, see SPORT clock signal options
companding, see Companding
connections, see Serial port connections
control register status bits 9-38
control registers 9-9 see also SPORT control registers
data buffers 9-9 see also SPORT data buffers
data packing and unpacking 9-47 see also SPORT data packing and unpacking
data receive inputs 9-4
data transfer synchronization 9-4
data transfers between SPORTs and memory see SPORT memory transfers
data transmit outputs 9-4
data type and nonmultichannel operation 9-44
data word formats 9-44
diagram of 9-3
DMA operation 9-79
driver considerations 9-88
DRx_X 12-11
DTx_X 12-11
features 9-1
frame sync logic level 9-55
frame sync options 9-52 see SPORT frame sync options
frame synchronization 9-5
\(I^{2} S\) mode 9-61 see \(I^{2}\) S SPORT mode
internally-generated clock frequencies 9-5
interrupts, see SPORT interrupts
loopback mode 9-88
MSB/LSB data word format 9-48
multichannel mode 9-67 see Multichannel SPORT mode
operation cycles 12-27
operation summary 9-5
pin definitions 12-11
pin states after reset 12-24
point-to-point connections on 12-45
programming examples 9-89
RCLKx 12-12
RDIVx register 9-5
receive clock signal (RCLKx) 9-5
receive frame sync signal (RFS)

9-5
receive shift register 9-5
register and control parameter symbolic names 9-37
reset, see SPORT \(\overline{R E S E T}\)
RFSx 12-12
RS-232 devices and 9-5
serial data word length 9-48
SPORT data buffer read/write results 9-7
standard mode, see Standard SPORT mode
TCLKx 12-12
TDIVx register 9-5
TFSx 12-12
transmit clock signal (TCLKx) 9-5
transmit frame sync signal (TFS) 9-5
transmit shift register 9-5
TXx_z data buffer 9-5
UARTs and 9-5
Serial \(\overline{R E S E T}\), see SPORT \(\overline{R E S E T}\)
Series termination resistors 12-45
Series-terminated transmission line 12-43
Setting DMA channel prioritization 6-35
Setting up DMA transfers 6-9
loading the C (count) register 6-9 see also DMA parameter registers
loading the II (index) register 6-9 see also DMA parameter registers
loading the IM (modify) register

\section*{6-9}
see also DMA parameter registers writing the DMA control registers 6-9
see also DMACx registers
writing the DMA parameter
registers 6-9
see also DMA parameter registers
Setting up multiple DMA
operations 6-39
Setting up SPORT DMA transfers
6-23
see SPORT DMA
Shadow write FIFO 5-39, 7-32
Shared-bus multiprocessing 8-36
Shifter bit field deposit and extract
operations 2-42
bit field definitions 2-43
described 2-42
FDEP bit field deposit instruction example, diagram of 2-44
FDEP instruction 2-43
FDEP instruction bit field, diagram of 2-43
FEXT bit field extract instruction 2-43
example, diagram of 2-45
Register File fields for, diagram of 2-42
Y-input 2-42
Shifter instruction set summary 2-47
Shifter operations 2-41
bit field deposit and extract 2-42
see Shifter bit field deposit and extract operations
BTST Rx BY \(\langle\) data8 \(\rangle\) B-73
BTST Rx BY Ry B-73
data transfers 2-41
described B-63
FDEP field alignment, diagram of B-78
FDEP, diagram of B-74
FEXT field alignment, diagram of B-82
FEXT Rx BY Ry B-82
Fn=FUNPACK Rx B-92
instruction set summary 2-47
operands 2-41
output 2-41
Register File and 2-41, B-63
Register File fields for instructions, diagram of 2-42
results 2-42
Rn=ASHIFT Rx BY \(\langle\) data 8\(\rangle\) B-67
Rn=ASHIFT Rx BY Ry B-67
Rn=BCLR Rx BY \(\langle\) data 8\(\rangle\) B-70
Rn=BCLR Rx BY Ry B-70
\(\mathrm{Rn}=\mathrm{BSET} R x\) BY \(\langle\) data 8 • \(\mathrm{B}-71\)
Rn=BSET Rx BY Ry B-71
Rn=BTGL Rx BY \(\langle\) data8 \(\rangle\) B-72
Rn=BTGL Rx BY Ry B-72
\(\mathrm{Rn}=\) EXP Rx B-86
\(\mathrm{Rn}=\mathrm{EXP} \mathrm{Rx}(\mathrm{EX}) \mathrm{B}-87\)
Rn=FDEP Rx BY \(\langle\) bit 6\(\rangle\) : (len6〉 B-74
Rn=FDEP Rx BY
\(\langle b i t 6\rangle:\langle l e n 6\rangle(S E) B-78\)

Rn＝FDEP Rx BY Ry B－74
Rn＝FDEP Rx BY Ry（SE）B－78
Rn＝FEXT Rx BY 〈bit6）：（len6〉 B－82
Rn＝FEXT Rx BY 〈bit6）：（len6〉 （SE）B－84
Rn＝FEXT Rx BY Ry（SE）B－84
\(\mathrm{Rn}=\) FPACK Fx B－90
Rn＝LEFT0 Rx B－89
Rn＝LEFTZ Rx B－88
Rn＝LSHIFT Rx BY 〈data8〉 B－65
Rn＝LSHIFT Rx BY Ry B－65
Rn＝Rn OR ASHIFT Rx BY
〈data8〉 B－68
Rn＝RN OR ASHIFT Rx BY Ry B－68
Rn＝RN OR FDEP Rx BY〈bit6）：／len6〉 B－76
Rn＝Rn OR FDEP Rx BY
〈bit6）：／len6〉（SE）B－80
Rn＝Rn OR FDEP Rx BY Ry B－76
Rn＝Rn OR FDEP Rx BY Ry（SE） B－80
Rn＝Rn OR LSHIFT Rx BY Ry B－66
Rn＝Rn OR LSHIFT Rx
BY〈data8〉 B－66
Rn＝ROT Rx BY 〈data8〉B－69
Rn＝ROT Rx BY Ry B－69
single－function compute
operations B－2
summary of B－63
Shifter status flags 2－45
overflow flag 2－46
sign flag 2－46
SS input sign 2－45
summary of 2－45
SV overflow bits left of MSB 2－45
SZ result 0 2－45
zero flag 2－46
Shifter unit 2－41
conversion between 16 －and
32－bit floating－point words C－5
described 2－1
instruction set summary 2－47
operations，see Shifter operations
status flags 2－45
see Shifter status flags
Short loops
described 3－28
instruction pipeline and 3－28
Short word accesses
addresses，diagram of 5－42
arithmetic shifting 5－42
SSE bit 5－42
Short word addresses
address region 5－24
DAG operation on 4－6
diagram of 5－42
internal memory address region 5－24
Short word addressing 5－41
and array signal processing 5－29
and sign extension 5－30
and zero－filling 5－30
arithmetic shifting 5－42
block 0 noncontiguous addresses 5－29

\section*{INDEX}
block 1 address range 5-29
diagram of 5-42
MSW/LSW format 5-29
MSW/LSW of 32-bit words 5-41
normal word conversions 5-41
sign extending/zero-filling 5-42
SSE bit 5-42
vs. normal word addressing 5-29
word width of 5-28
Short word memory accesses 5-41
MSW/LSW of 32-bit words 5-41
normal word conversions 5-41
Short word, floating-point format
described C-5
diagram of C-5
fields C-5
gradual underflow C-7
results of FPACK and FUNPACK conversion operations C-6
Shifter instructions and C-5
Sign extension of 16 -bit short word addresses 5-30, 5-42
Signal glitches 8-46
Signal integrity 12-45
reducing capacitance load 12-45
reducing ringing 12-45
signal paths, adding damping resistance to 12-45
Signal recognition phase 12-27
Signal reflections
reducing 12-46
Signal ringing 12-42
reducing 12-45
Single-bit signaling 12-28

Single-cycle memory accesses, number of 5-17
Single-cycle, parallel accesses 5-9
Single-function compute operations ALU operations B-2
see \(A L U\) single-function compute operations
compute field B-2
CU (computation unit) field B-2
described B-2
OPCODE field B-2
shifter operations B-2
Single-precision, floating-point format C-2
data types, summary of C-3
diagram of C-2
fields C-2
hidden bit C-2
IEEE standard 754/854 C-2
infinity C-3
NAN C-3
normal C-3
normalized numbers C-2
unsigned exponent value range C-2
zero C-3
Single-processor system, diagram of 12-2
Single-word data transfers
defined 7-5
host interface 8-6
Single-word EPBx data transfers
ACK 7-28
core hang 7-29

DEN (DMA enable) bit and 7-29
described 7-28
DMA interrupts 7-29
multiprocessing and 7-27
non-DMA transfers 7-29
reading from an empty buffer 7-28
writing to a full buffer 7-28
Single-word, non-DMA interrupt-driven transfers
INTIO bit 6-46
performing 6-46
Slave mode DMA 6-20
configuration 6-59, 7-31
described 6-59
extended accesses of EPBx buffers 8-22
EXTERN bit 7-31, 8-21
external to internal transfer sequence 6-60
HBW bit 8-22
host data transfers to internal memory space 8-21
HSHAKE bit 7-31, 8-21
initiating transfers 6-59
internal to external transfer
sequence 6-61
MASTER bit 7-31, 8-21
multiprocessing DMA transfers 7-31
PMODE bit 8-22
restriction 6-62
system-level considerations 6-61
Slave processor
defined 7-5
external bus acquisition for read/writes 7-16
host interface 8-7
host writes to 8-16
mode 12-56
Slave write FIFO 7-26, 8-15
host EPBx writes 8-18
host read delay 8-17
writes to a full 8-16
SLEN (serial word length) bits 9-16, 9-21
defined 9-35
described 9-48
\(I^{2}\) S SPORT mode 9-63
Soft processor reset, see SRST
Software interrupts 3-49
activating 3-49
IRPTL register 3-49
Software SPORT reset 9-8
Source termination 12-43
diagram of 12-44
guidelines for using 12-44
SPEN (SPORT enable) bit 9-15, 9-21
defined 9-35
SPL (SPORT loopback mode) bit 9-22
defined 9-36
described 9-88
SPORT clock and frame sync frequencies 9-39
CLKIN 9-41
clock divisor value, equation for
calculating 9-42
frame sync divisor value, limitation 9-43
maximum clock rate restrictions 9-43
number of serial clock cycles between frame sync pulses, equation for calculating 9-42
serial clock frequency equation 9-42
value of frame sync divisor, equation for calculating 9-42
SPORT clock signal options 9-50
CKRE 9-50
clock edge 9-50
clock source 9-50
frequency 9-50
ICLK 9-50
internal vs. external clocks 9-50
see also SPORT clock source
RCLKx 9-50
single clock for input and output, use of 9-50
TCLKx 9-50
SPORT clock source 9-50
external 9-51
ICLK 9-50
internal clock 9-50
RCLKx 9-50
serial clock divisor value 9-50
serial clock divisors and external clock source 9-51
TCLKx 9-50
SPORT control registers 9-9
accesses by external devices 9-12
bit definitions 9-26
changing operation mode 9-13
control and status bit active state 9-12
core updates of status bits 9-15
IMASK 9-9, 9-11, 9-12
KEYWDx 9-9, 9-10, 9-12
memory-mapped addresses and reset values, summary of 9-10
MRCCSx 9-9, 9-10, 9-12
MRCSx 9-9, 9-10, 9-11
MTCCSx 9-9, 9-10, 9-11
MTCSx 9-9, 9-10, 9-11
programming 9-12
RDIVx 9-9, 9-10, 9-11
reading/writing 9-12
SRCTLx 9-9, 9-10, 9-11
status bits 9-38
STCTLx 9-9, 9-10, 9-11
summary of 9-9
symbolic names 9-12
TDIVx 9-9, 9-10, 9-11
transmit and receive 9-15
see also STCTLx register and SRCTLx register
write and effect latency 9-13
SPORT data buffers 9-9
core hang condition 9-15
described 9-13
memory-mapped addresses and reset values, summary of 9-10
read/write restrictions 9-15
reads/write of 9-14
receive data buffer operation 9-14
receive shift register 9-13
RXx_z 9-9, 9-10, 9-11, 9-12
size of 9-13
summary of 9-9
transmit data buffer operation 9-13
TXx_z 9-9, 9-10, 9-11, 9-12
SPORT data packing and unpacking 9-47
data justification 9-47
interrupts 9-48
short word space addresses and 9-48
SPORT data word formats 9-44
companding see Companding
data type 9-44 see also DTYPE (data type) bits
SPORT divisor registers, see RDIVx register and TDIVx register
SPORT DMA 9-65
channel assignments 6-22
channels 6-22
connection to internal memory space 6-27
control bits 6-23
control registers 6-22
data transfers 6-7, 6-22
and the STCTLx and SRCTLx registers 6-23
data packing 6-22
direction of 6-7, 6-22
SCHEN DMA control bit 6-23
setting up 6-23
DMA-driven data transfer mode 9-65
see \(D M A\)-driven data transfer mode
enabling 9-65
internal DMA request and grant 6-35
interrupt-driven data transfer mode 9-65
see Interrupt-driven data transfer mode
interrupts 6-23
SDEN DMA control bit 6-23
SPORT DMA block transfers
channel priorities 9-78
described 9-77
DMA channels 9-77
DMA interrupts with packing enabled 9-79
packing 9-78
word size 9-78
SPORT DMA chaining 9-85
chain pointer register and 9-85
described 9-85
see also DMA chaining
SPORT DMA channels 9-77
SPORT DMA interrupts
EPOI 6-23
EP1I 6-23
SPROI 6-23
SPR1I 6-23
SPT0I 6-23
SPT1I 6-23

SPORT DMA operation 9-79
count register and interrupts 9-81
DMA chaining, enabling 9-79
DMA parameter registers 9-79
see SPORT DMA parameter registers
enabling 9-79
RX buffer transfers 9-80
SCHEN 9-79
SDEN 9-79
TX buffer transfers 9-80
SPORT DMA parameter registers
9-79
architecture 9-81
chain pointer register 9-82
count register 9-81
CPRx_X 9-80
CPTx_X 9-80
CRx_X 9-80
CTx_X 9-80
described 9-81
GPRx_X 9-80
GPTx_X 9-80
IIRx_X 9-80
IITx_X 9-80
IMRx_X 9-80
IMTx_X 9-80
index register 9-81
internal memory data buffer and 9-81
interrupts 9-81
loading 9-80
modify register 9-81
register addresses, summary of

9-82
summary of 9-80
SPORT frame sync options 9-52
described 9-52
frame sync active state 9-55
frame sync clock edge 9-55
frame sync data dependency 9-57
frame sync insert 9-56
frame sync logic level 9-55
frame sync requirement 9-52
frame sync source 9-54
ITFS 9-54
RFSR 9-52
RTFS 9-54
summary of 9-52
TFSR 9-52
SPORT interrupts 9-6
described 9-6
EPOI 9-6
EP1I 9-6
receive DMA interrupt 9-6
SPR0I 9-6
SPR1I 9-6
SPT0I 9-6
SPT1I 9-6
summary of 9-6
timing 9-6
transmit DMA interrupt 9-6
with DMA disabled 9-6
SPORT loopback mode 9-88
described 9-88
SPL bit 9-88
SPORT master mode 9-64
SPORT memory transfers 9-77

DMA block transfers 9-77 see SPORT DMA block transfers interrupts 9-77
single-word transfers, see SPORT single-word transfers
transfer methods 9-77
SPORT MSB/LSB data word format 9-48
SPORT multichannel receive companding select register, see MRCCSx register
SPORT multichannel receive select register, see MRCSx register
SPORT multichannel transmit compand select register, see MTCCSx register
SPORT multichannel transmit select register, see MTCS \(x\) register
SPORT pin driver considerations 9-88
SPORT programming examples 9-89
DMA transfers with interrupts 9-93
single-word transfers with interrupts 9-91
single-word transfers without interrupts 9-89
SPORT receive clock and frame sync divisors register, see RDIVx register
SPORT receive comparison mask register, see IMASK register

SPORT receive comparison register, see \(K E Y W D x\) register
SPORT receive control register, see SRCTLx register
SPORT receive data buffer, see \(R X x \_z\) data buffer
SPORT RESET
data buffer read/write results 9-7
data buffer status bits and 9-7
described 9-7
hardware method 9-8
methods 9-7
RXS (receive data buffer status) bits 9-7
RXx_z data buffer 9-7
software method 9-8
transmit/receive operability 9-8
TXS (transmit data buffer status) bits 9-7
TXx_z data buffer 9-7
SPORT serial word length 9-48
described 9-48
DMA chaining and 9-49
RXx_z buffer operation 9-49
SLEN bit value 9-48
TXx_z buffer operation 9-49
SPORT single-word transfers
BHD (buffer hang disable) bit 9-86
core hang condition and 9-86
core updates of STCTLx and SRCTLx register status bits 9-86
described 9-86

\section*{INDEX}
interrupt-driven I/O, implementing 9-86
interrupts 9-86
SPORT transmit clock and frame sync divisors register, see TDIVx register
SPORT transmit control register, see STCTLx register
SPORT transmit data buffer, see
TXx_z data buffer
SPORT0 receive DMA channel \(0 / 1\) interrupt 9-6
SPORT0 transmit DMA channel 4/5 interrupt 9-6
SPORT1 receive DMA channel \(2 / 3\) interrupt 9-6
SPORT1 transmit DMA channel 6/7 interrupt 9-6
SPR0I interrupt
function and priority 9-6
SPR1I interrupt
function and priority 9-6
SPT0I interrupt
function and priority 9-6
SPT1I interrupt
function and priority 9-6
SRCTLx register 6-23, 9-9, 9-15
address of E-81
bit definitions E-85
CKRE 9-21, 9-26
control bit definitions 9-26
control bits, summary of 9-21
core updates of status bits 9-15
default bit values ( \(\mathrm{I}^{2}\) S mode),
diagram of 9-24, E-83
default bit values (multichannel mode), diagram of 9-25, E-84
default bit values (standard mode), diagram of 9-23, E-82
described E-81
DTYPE 9-21, 9-27, 9-44
effect latency 9-13
\(I^{2} S\) mode control bits 9-21, 9-62
ICLK 9-21
IMAT 9-22, 9-28, 9-74
IMODE 9-21, 9-29, 9-74
initialization value E-81
IRFS 9-21, 9-29
L_FIRST 9-21, 9-30
LAFS 9-22, 9-29
LRFS 9-21, 9-30
MCE 9-22, 9-31
memory-mapped address and reset value 9-11
MSTR 9-21, 9-31
multichannel control bits 9-69
multichannel mode control bits 9-21
NCH 9-22, 9-32
OPMODE 9-21, 9-32
PACK 9-21, 9-32
receive comparison control bits 9-74
RFSR 9-21, 9-33
ROVF 9-22, 9-33
RXS 9-22, 9-33
SCHEN 9-22, 9-34
SDEN 9-22, 9-34

SENDN 9-21, 9-35
setting up SPORT DMA data transfers 6-23
SLEN 9-21, 9-35
SPEN 9-21, 9-35
SPL 9-22, 9-36
SPORT DMA chaining enable (SCHEN) bit 6-23
SPORT DMA control bits 6-23
SPORT DMA enable (SDEN) bit 6-23
SRCTL0 memory-mapped address and reset value 9-10
standard mode control bits 9-21
status bits 9-38
TCLK 9-28
write latency 9-13
SRCU (alternate register select, computation units) bit
context switching 2-29
MR registers 2-29
SRD1H (DAG1 alternate register select 7-4) bit 4-5
SRD1L (DAG1 alternate register select 3-0) bit 4-5
SRD2H (DAG2 alternate register select 15-12) bit 4-5
SRD2L (DAG2 alternate register select 11-8) bit 4-5
Sref command 10-39 entering and exiting self-refresh mode 10-28
SRRFH (register file alternate select R15-R8/F15-F8) bit 2-11

SRRFL (register file alternate select R7-R0/F7-F0) bit 2-11
SRST (soft reset) bit 7-23
bus arbitration synchronization after 7-21
SS (Shifter input sign) bit 2-45
described 2-46
SSE bit 5-30, 5-42
SSEM bit 3-54
SSOV bit 3-54
Stack overflows 3-38
Standard SPORT mode channel configuration 9-59
CKRE (frame sync clock edge) 9-26
companding 9-59
companding formats 9-44
continuous simultaneous
transmissions 9-59
data justification 9-44
data reception 9-59
default bit values, diagram of 9-18, 9-23
described 9-59
DITFS 9-26
DMA requests and interrupts 9-59
DTYPE 9-27, 9-28, 9-44
enabling 9-59
frame sync clock edge 9-55
frame sync configuration 9-59 see Frame sync configuration
frame sync data dependency in 9-57
frame sync insert and 9-56
frame sync logic level, configuring 9-55
IMODE 9-29
ITFS 9-29
LAFS 9-29
loopback mode 9-88
LRFS 9-30
MCE 9-31
OPMODE 9-32, 9-36
PACK 9-32
receive control bits 9-21
RFSR 9-33
ROVF 9-33
RXS 9-33
SCHEN 9-34
SDEN 9-34
SENDN 9-35
setting the serial clock frequency 9-60
SLEN 9-35
SPEN 9-35
SPL 9-36
TCLK 9-28
TFS 9-30
TFSR 9-36
transmit configuration 9-59
transmit control bits 9-15
TUVF 9-36
TXS 9-37
using both transmitters
simultaneously 9-59
Starting a new DMA sequence 6-9, 6-29

Starting address for contiguous 32-bit data 5-37
Starting address of 32-bit data, equations for 5-35
Starting and stopping DMA sequences 6-48
Status stack 3-7
current values of ASTAT and MODE1 3-49
flags 3-54
programmable timer interrupts and 11-9
pushing and popping 3-7
pushing and popping ASTAT 12-34
pushing and popping IOSTAT 12-34
RTI pop of 3-16
size of 3-48
stack pointer status 3-49
Status stack empty flag 3-54
Status stack flags 3-54
access of 3-54
empty 3-55
overflow and full 3-54
setting 3-54
summary of 3-54
Status stack overflow flag 3-54
Status stack pointer
moving 3-49
status stack, pushes and pops of 3-49
Status stack save and restore 3-48
ASTAT register 3-48
described 3-48
\(\mathrm{FLAG}_{3-0}\) bit values 3-48
interrupts that automatically push the status stack 3-48
JUMP (CI) instruction 3-48
MODE1 register 3-48
RTI instruction 3-48
status and control bit preservation 3-48
status and mode contexts 3-48
STCTLx register 6-23, 9-9, 9-15
address of E-90
bit definitions E-94
CHNL 9-17, 9-26
CKRE 9-16, 9-26
control bit definitions 9-26
control bits, summary of 9-15
core updates of status bits 9-15
default bit values ( \(\mathrm{I}^{2} \mathrm{~S}\) mode), diagram of 9-19, E-92
default bit values (multichannel mode), diagram of 9-20, E-93
default bit values (standard mode), diagram of 9-18, E-91
described E-90
DITFS 9-16, 9-26
DTYPE 9-15, 9-27, 9-44
effect latency 9-13
FS_BOTH 9-17, 9-28, 9-59
\(\mathrm{I}^{2}\) S mode control bits 9-15, 9-62
ICLK 9-16
initialization value \(\mathrm{E}-90\)
ITFS 9-16, 9-29
L_FIRST 9-16, 9-30

LAFS 9-16, 9-29
LTFS 9-16, 9-30
memory-mapped address and reset value 9-10, 9-11
MFD 9-16, 9-31, 9-71
MSTR 9-16, 9-31
multichannel mode control bits 9-15, 9-69
OPMODE 9-16, 9-32
PACK 9-16, 9-32
SCHEN 9-16, 9-34
SDEN 9-16, 9-34
SENDN 9-15, 9-35
setting up SPORT DMA transfers 6-23
SLEN 9-16, 9-35
SPEN 9-15, 9-35
SPORT DMA chaining enable (SCHEN) bit 6-23
SPORT DMA control bits 6-23
SPORT DMA enable (SDEN) bit 6-23
standard mode control bits 9-15
status bits 9-38
TCLK 9-28
TFSR 9-16, 9-36
TUVF 9-17, 9-36
TXS 9-17, 9-37
write latency 9-13
Sticky bit
defined E-29
Sticky status register, see STKY register
STKY register 2-16

AIS 2-17
ALU status flags, summary of 2-17
AOS 2-17
arithmetic exception interrupts and 3-42
arithmetic interrupts, priority of 3-45
AUS 2-17
AVS 2-17
bit definitions E-29
circular buffer overflow interrupts and 4-13
CNT_EXPx 11-6
CNT_OVFx 11-6
default bit values, diagram of E-28
described E-27
initialization value E-27
loop address stack and 3-33
LSEM 3-54
LSOV 3-54
MIS 2-34
MOS 2-34
multiplier status bits, summary of 2-34
MUS 2-34
MVS 2-34
PC stack flags 3-54
PC stack status flags 3-24
PCEM 3-54
PCFL 3-54
programmable timer overflow status 11-6
programmable timer status bits,
summary of 11-11
PULSE_CAPx 11-6
ROVF 9-14
SSEM 3-54
SSOV 3-54
status stack flags 3-54
sticky bit, defined E-29
TUVF 9-14
Storage capacity of on-chip memory 5-17
Subroutines 3-1
call instructions 3-16
Super Harvard architecture, diagram of 1-2
Suspending bus three-state ( \(\overline{\mathrm{SBTS}}\) ) 12-6
see also \(\overline{S B T S}\)
SV (Shifter overflow bits left of MSB) bit 2-45
described 2-46
SV condition 3-13
SW
external memory space interface and 5-46
pin definition 12-6
state after reset 12-23
SWPD (slave write pending data) bit 7-42
semaphore read-write-modify operations and 7-35
Symbol definitions file (def21065L.h) E-116
Synchronization sequence 7-22
Synchronous inputs 12-3

Synchronous write select, see \(\overline{S W}\)
SYSCON register
address of E-99
ADREDY 8-12
BHD 7-29, 8-19, 9-7, 9-15, 9-86
bit definitions E-101
data packing control bits, summary of 8-26
default bit values, diagram of 8-25, E-100
described E-99
HBW 6-51, 8-22, 8-24, 8-26
HMSWF 6-54, 8-27
host data packing control bits 8-25
HPFLSH 8-27
IIVT F-3
IMDW1 8-27
INDW0 8-27
initialization value 8-26, E-99
internal interrupt vector table (IIVT) bit 5-30
multiprocessing data transfers and 7-25
SRST 7-21, 7-23
SYSTAT register address of E-106
bit definitions 8-40, E-108
BSYN 7-22, 7-42, 8-40
CRBM 7-42, 8-40
default bit values, diagram of 7-41, 8-43, E-107
described E-106
HPS 7-43, 8-42

HSTM 7-41, 8-40
IDC 7-42, 8-41
initialization value E-106
multiprocessing data transfers and 7-25
multiprocessing status information 8-40
status bits 7-40
SWPD 7-35, 7-42
VIPD 3-52, 7-39, 7-42, 8-38, 8-42
System bus
arbitrating for control of 8-44
arbitration unit 8-44, 8-51
core accesses of 8-48
host interface with 8-44
ISA 8-44
master processor accesses of 8-46
PCI 8-44
System bus access deadlock
\(\overline{\text { HBR }} 8-49\)
resolving
SBTS 8-49
\(\overline{\mathrm{SBTS}}\) and \(\overline{\mathrm{HBR}}\) combination 8-49
System clock
cycle reference for host interface operations 8-7
frequencies of operations 12-26
System configuration register, see SYSCON register
System configurations for interprocessor DMA 6-70
System control
\(\overline{\text { BMS 12-13 }}\)
BMSTR 12-13
\(\overline{\mathrm{BR}} \mathrm{x}\) 12-14
BSEL 12-14
CLKIN 12-14
CPA 12-16
FLAGx 12-16
IDx 12-16
\(\overline{\mathrm{IRQ}} \mathrm{x}\) 12-17
pin definitions 12-13
PWM_EVENTx 12-17

RESET 12-18
\(\overline{\mathrm{WR}}\) 12-18
XTAL 12-19
System design 12-1
accessing on-chip emulation features 12-34
asynchronous inputs 12-3, 12-27
basic single-processor system, diagram of 12-2
boot modes, see Boot modes
booting, see Booting
CLKIN frequencies 12-26
data delays and throughput summary 12-62
data delays, latencies, and throughput 12-62
decoupling capacitors and ground planes 12-46
described 12-1
design recommendations 12-45
enabling the internal clock
generator 12-27
executing boundary scans 12-34
execution stalls 12-66
external interrupt and timer pins 12-28
external port data alignment, diagram of 12-21
EZ-ICE emulator, see EZ-ICE emulator
flag inputs 12-31
flag outputs 12-33
Flag pins and 12-28
FLAGx output timing, diagram of 12-34
FLAGxO status bits 12-32
high frequency design issues, see High frequency design issues
input signal conditioning, see Input signal conditioning
input synchronization delay 12-27
internal clock generation 12-26
JTAG interface pins 12-34
latencies and throughput, summary of 12-65
oscilloscope probes 12-47
pin definitions 12-3, 12-4
host interface 12-7
JTAG/emulator 12-19
miscellaneous 12-20
SDRAM interface 12-10
serial port 12-11
system control 12-13
pin operation 12-26
pin states after reset 12-22
point-to-point connections on serial ports 12-45
recommended reference literature 12-47
reducing capacitance load 12-45
reducing ringing 12-45
RESET input hysteresis 12-41
see also \(\overline{R E S E T}\)
signal integrity 12-45
signal paths, adding damping resistance to \(12-45\)
synchronous inputs 12-3
task-on-demand controls 12-28
test access port 12-34
unused inputs 12-3
XTAL and CLKIN operation 12-26
System register bit manipulation (type 18) instruction 3-7
BIT TST 3-12
BIT XOR 3-12
described A-71, E-5
example A-71
opcode A-72
operations E-6
restricted use E-6
result E-6 see also BTF (bit test flag) bit
System registers
application access of E-2
ASTAT E-8
bit test flag E-6
defined E-1
described E-2
effect and read latencies E-4
IMASK E-12
initialization values after reset E-3
IRPTL E-12
MODE1 E-16
MODE2 E-21
program sequencer 3-7
read and effect latencies, summary of 3-8, E-5
STKY E-27
summary of E-2
system register bit manipulation instruction
see System register bit manipulation (type 18) instruction
System status register, see SYSTAT register
SZ (Shifter result 0) bit 2-45
described 2-46
SZ condition 3-13

\section*{T}

TAP (JTAG test access port)
ABSDL (boundary scan description language) file D-3
described D-2
TCK input D-2
TDI input D-2
TDO output D-2
TMS input D-2
TRST input D-2
TCB 6-5
and chain loading 6-41
and the chain pointer 6-41
defined 6-5, 6-39
memory setup for external port
DMA channels 6-43
storage locations 6-41
TCB chain loading 6-5, 6-26
defined 6-5, 6-39
described 6-41
prioritization of DMA channels 6-37
priority of external port DMA channels 6-37
request prioritization 6-42
request procedure 6-42
see also TCB
sequence summary 6-41
TCB-to-register sequence 6-41
TCK
pin definition 12-19
state after reset 12-25
TCLK (transmit and receive clock sources) bit
defined 9-28
TCLKDIV transmit clock divisor 9-40
described 9-41
\(I^{2}\) S SPORT mode 9-62
SPORT clock source and 9-50
TCLKx 9-4, 9-5
clock signal options 9-50
connection in multichannel
SPORT mode 9-67
pin definition 12-12
SPORT loopback mode 9-88
state after reset 12-24

TCOUNTx register 11-1
reset values 11-11
size of 11-1
TDI
pin definition 12-19
state after reset 12-25
TDIVx register 9-5, 9-9
address of E-78
bit definitions E-80
clock and frame sync frequencies 9-39
default bit values, diagram of E-79
described E-78
divisor bit fields 9-40
memory-mapped address and reset value 9-10, 9-11
reset and E-78
TCLKDIV 9-40
TFS signal frequencies 9-5
TFSDIV 9-40
TDO
pin definition 12-20
state after reset 12-25
Technical and customer support, contacting -xx, -xiv
Termination
end-of-line 12-43
propagation delay 12-43
series-terminated transmission line \(12-43,12-45\)
source 12-43, 12-44
Termination codes 3-12
see also Condition codes

Termination conditions for noncounter-based loops 3-30
TF condition 3-12, 3-14
TFS signal 9-5
TFSDIV transmit frame sync divisor 9-40
described 9-42
frame sync source and 9-54
TFSR (transmit frame sync requirement) bit 9-16
defined 9-36
described 9-52
TFSx pins 9-4
connection in multichannel
SPORT mode 9-69
\(\mathrm{I}^{2} \mathrm{~S}\) word select 9-63
multichannel SPORT mode transmit data valid signal 9-69
pin definition 12-12
SPORT loopback mode 9-88
state after reset 12-24
TIMENx (timer enable) bit 11-1
described) 11-8
Timer control bits and interrupt vectors
INT_HIx (timer interrupt vector location) 11-9
PERIOD_CNTx (timer period count enable) 11-8
PULSE_HIx (timer leading edge select) 11-8
PWMOUTx (timer mode control) 11-8
TIMENx (timer enable) 11-8

Timer counter timer mode, see PMWOUT
Timer interrupts and the status stack 11-9
described 11-9
logical OR of both timer interrupts 11-9
TMZHI and 11-9
Timer pins, see \(P W M_{-} E V E N T \mathrm{x}\)
Timer registers
IOP register addresses of 11-12
TCOUNTx 11-11
TPERIODx 11-11
TPWIDTHx 11-11
TMS
pin definition 12-20
state after reset 12-25
TPERIODx register 11-1
PWMOUT timer mode 11-3
reset values 11-11
size of 11-1
TPWIDTHx register 11-1
PWMOUT timer mode 11-3
reset values 11-11
size of 11-1
TRAN (DMA transfer direction) bit 6-14, 8-28
described 6-15
direction of DMA transfers 6-15
single-word EPBx transfers 8-20
Transfer control block, see TCB
Transfer timing example multichannel SPORT mode 9-68

\section*{INDEX}

Transferring data between the PM and DM buses 5-12
Transferring data to and from memory 5-7
Transmit clock (TCLKx) pins 9-4
Transmit frame sync (TFSx) pins 9-4
Transmit shift register 9-5
Transmit underflow status, see
TUVF (transmit underflow status) bit
\(\mathrm{t}_{\text {RAS }}\) active command time 10-7
bank cycle time and 10-41
\(t_{\mathrm{RC}}\) bank cycle time 10-7
\(\mathrm{t}_{\text {RCD }} \overline{\mathrm{RAS}}\) to \(\overline{\mathrm{CAS}}\) delay 10-8
\(t_{\text {RP }}\) precharge time 10-8
TRST
pin definition 12-20
power-up procedures and 12-35
state after reset 12-25
TRUE condition 3-12, 3-15
TRUNC (floating-point rounding mode) bit 2-14
multiplier floating-point operation 2-32
multiplier floating-point operations 2-33
round-to-nearest 2-15
round-to-zero 2-15
\(\mathrm{t}_{\text {TRDYHG }}\) switching characteristic 8-12
TUVF (transmit underflow status) bit 9-14, 9-17, 9-38
defined 9-36
described 9-39

TXS (transmit data buffer status)
bits 9-17, 9-38
defined 9-37
described 9-39
SPORT reset and 9-7
TXx_z data buffer 9-5, 9-9
data formats and 9-44
described 9-13
memory-mapped address and reset value 9-10, 9-11, 9-12
multichannel operation with DMA enabled 9-69
multichannel TFS operation 9-69
operation, see TXx_z data buffer operation
read/write restrictions 9-15
reading/writing 9-14
size of 9-13
SPORT reset and 9-7
transmit shift buffer 9-44
writes to a full buffer 9-14
TXx_z data buffer operation 9-13
architecture 9-13
described 9-13
interrupts 9-14
storage capacity 9-14
transmit underflow condition 9-14
Type 10 instruction 8-48
and core accesses of the system bus 8-48

\section*{U}

Unconditional instructions

IF TRUE 3-12
Uniprocessor to microprocessor bus interface 8-51
Universal registers A-15
and bit wise operations 12-29
and bitwise operations 11-13
ASTAT 11-14
DAG registers 4-15
data transfers, between 5-12
IMASK 6-47, F-1
IRPTL F-1
list of A-15
map 1 register codes A-26
map 1 registers A-24
map 1 system registers A-25
map 2 register codes A-27
map 2 registers A-25
program sequencer 3-7
summary of A-15
system registers and E-2
Unusable internal memory space addresses 5-24
Unused inputs 12-3
Unused pins 12-20
Ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (direct addressing)
(type 14) instruction
described A-63
example A-63
opcode A-63
syntax summary A-8
Ureg \(\Leftrightarrow \mathrm{DM} \mid \mathrm{PM}\) (indirect addressing) (type 15)
instruction
described A-65
example A-65
opcode A-66
syntax summary A-8

\section*{V}

VDD
decoupling capacitors and ground planes 12-46
pin definition 12-20
Vector interrupt table
VIRPT 7-39
Vector interrupt-driven message passing protocol 7-37, 8-37
Vector interrupts 7-38
addresses of \(\mathrm{F}-1\)
DMA done interrupt 12-58
generating 8-38
host 8-38
host booting and 12-58
\(I^{2} S\) DMA-driven data transfer mode 9-65
immediate high-priority interrupt 8-36
interprocessor communication 8-36
interrupt service routines 7-39, 8-36, 8-38 address of 8-38
data for 8-38
RTI instruction and 8-38
interrupt vector table 3-44, 7-39, 8-38
minimum latency 3-52, 7-39, 8-38

RTI (return from interrupt) instruction 8-38
servicing 7-38, 8-38
using 3-52, 7-39
VIPD bit 3-52
VIRPT register 7-38
VIPD (vector interrupt pending) bit 7-42, 8-38, 8-42
interprocessor messages 7-39
multiprocessor vector interrupts 3-52
VIRPT register 6-47, 8-36
host booting and 12-58
host interface and 7-36
host interrupt service routines 8-38
host vector interrupts and 8-38 generating 8-38
servicing 8-38
initialization at reset 8-38
interprocessor messages 7-36, 7-39, 8-36
interrupt service routine 8-38
interrupt vector table and 3-44
minimum latency 3-43
multiprocessing data transfers 7-25
multiprocessor vector interrupts 3-52
shared-bus multiprocessing 8-36
status of 3-52, 8-38
vector interrupts 7-36, 7-38
VIPD 8-38

\section*{W}

WAIT register address of E-111
bit definitions 5-56, E-113
default bit values, diagram of 5-58, E-112
described E-111
EBxWM 5-56, 5-61
EBxWS 5-56, 5-60
extending access to off-chip memory 5-54
HIDMA 5-57
initialization value 5-55, E-111
MMSWS 5-57, 5-62
RBWM 5-56, 12-52
RBWS 5-57, 12-52
wait state configuration features 5-55
Wait state modes 5-61
Wait states
DMA transfers between processor's internal and external memory 6-74
EPROM booting 12-52
multiprocessing data transfers 7-25
programming clock cycles 12-27
Wait states and acknowledge automatic wait state option 5-62
bus hold time cycle 5-60, 5-61
bus idle cycle 5-58, 5-59, 5-60
external memory banks and 5-48
external memory space 5-53
IOP control registers 5-53
multiprocessor memory space 5-61
off-chip memory access extension 5-53
both (ACK and WAIT register) method 5-54
either (ACK or WAIT register) method 5-54
internal (WAIT register) method 5-54
WAIT register, see WAIT register WIDTH_CNT timer mode 3-53, 11-1
capture mode 11-6
defining the leading and trailing edges of the PWM_EVENTx
signal 11-6
described 11-5
pulse period capture 11-6
pulse width capture 11-6
PWM_EVENTx timer pin operation 11-5
PWMOUTx (timer mode control) bit 11-5
selecting 11-5
timer flow diagram 11-7
timer interrupts 11-6
timer overflow 11-6
timing, diagram of 11-5
TPERIODx and TPWIDTHx
registers 11-6
Word select signal
described 9-64
FS_BOTH and 9-64
\(I^{2}\) S SPORT mode 9-63
timing in \(I^{2} S\) SPORT mode, diagram of 9-66
Word size and memory block organization 5-28
Word types, memory 5-28
Word width
and memory block organization 5-30
DMA data transfers 6-16
external words 6-52
HBW bits 6-52
instruction fetches 5-28
internal words 6-52
memory accesses 5-28
normal word addressing 5-28
PMODE bits 6-52
PX register over DM bus 5-28
PX register over PM bus 5-28
RND32 and 5-41
short word addressing 5-28
\(\overline{\mathrm{WR}}\)
external memory space interface and 5-46
pin definition 12-18
state after reset 12-23
Write (SDRAM) command 10-35
Write latencies
IOP register mode and control bits E-43
IOP registers 7-26, E-42
SPORT control registers 9-13
Writes to a slave processor's EPBx buffers 8-18

Writes to a slave processor's IOP registers 8-16
Writing the IOP registers
multiprocessing data transfers 7-26
Writing to \(\overline{\mathrm{BMS}}\) memory space and BSO 12-56

\section*{X}

XTAL
and CLKIN 12-26
enabling the internal clock generator 12-27
internal clock generation 12-26
pin definition 12-19
state after reset 12-24

\section*{Z}

Zero-filling 16-bit short word addresses 5-30, 5-42```


[^0]:    Analog Devices, Inc.
    One Technology Way
    Norwood, Mass. 02062-9106

