Engineer To Engineer Note



Technical Notes on using Analog Devices' DSP components and development tools Contact our technical support by phone: (800) ANALOG-D or e-mail: dsp.support@analog.com Or visit our on-line resources http://www.analog.com/dsp and http://www.analog.com/dsp/EZAnswers

Connecting the AD1836A Evaluation Board to the ADSP-21161N SHARC® EZ-KIT LiteTM

Contributed by Mazlum Adas

June 4, 2003

Introduction

The ADSP-21161N SHARC® DSP has four independent synchronous Serial Ports (SPORTs). Every SPORT has two channels, channel A and B. These channels can be programmed both as receiver or both as transmitter. Beside the Time Division Multiplex (TDM) and serial mode, the SPORTs of the ADSP-21161N SHARC DSP also support the Inter IC-Sound (I²S) mode developed by Philips.

The AD1836A is a multi channel codec which supports up to 96 kHz sample rate. This codec provides support for Right-Justified, Left-Justified, I²S, Serial and TDM mode.

The AD1836A provided with the ADSP-21161N EZ-KIT LiteTM supports TDM and serial mode communication over the serial ports 0 and 2. In order to show the functionality of the serial ports in I²S mode an external AD1836A codec can be connected to serial ports 1 and 3. This document shows how to connect the AD1836A evaluation board and the ADSP-21161N EZ-KIT Lite (board revision 2.3 and silicon revision 1.2) to realize this mode of operation.

I²S Mode Signal Chain

Figure 1 shows the block diagram of the signal chain for the connection between the AD1836A Evaluation Board and ADSP-21161N EZ-KIT Lite.



Figure 1: Connection of the AD1836A Evaluation Board and the ADSP-21161N EZ-KIT Lite

Copyright 2003, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or the use or application of customers' products or for any infringements of patents or rights of others which may result from Analog Devices assistance. All trademarks and logos are property of their respective holders. Information furnished by Analog Devices Applications and Development Tools Engineers is believed to be accurate and reliable, however no responsibility is assumed by Analog Devices regarding technical accuracy and topicality of the content provided in Analog Devices' Engineer Notes.



The software flow for the data transmission between the ADSP-21161N SHARC DSP and the AD1836A is described in the following figure (Figure 2):



Figure 2: Data transmission flow diagram

The configuration and initialization of the AD1836A codec is done over the Serial Port Interface (SPI). The I²S data from the Analog to Digital Converters (ADCs) are received from SPORT1 channel A. The SPORT3 transmits with both channels A and B the I²S data back to the Digital to Analog Converters (DACs).

Before examining the software flow of the data transmission, let's have a look at the system hardware configuration.



SPI connection

The Figure 3 shows the connection of the AD1836A Eval. Board to the ADSP-21161N EZ-KIT Lite over the SPI port.



Figure 3: SPI connection between the AD1836A evaluation board and the ADSP-21161N EZ-KIT Lite

The SPI Control Port (P4) on the AD1836A Evaluation Board is used for the SPI connection with the ADSP-21161N EZ-KIT Lite SPI connector (P18) to build up the SPI communication system. The ADSP-21161N SHARC DSP acts as the SPI master and the AD1836A as the SPI slave. A FLAG pin of the ADSP-21161N SHARC DSP is used as the chip select for the slave device (JP4 on the ADSP-21161N EZ-KIT Lite).

SPORT connection

The Figure 4 shows the SPORT connection between the two boards.



Figure 4: SPORT connection between the AD1836A evaluation board and the ADSP-21161N EZ-KIT Lite



The on board connectors on both evaluation boards facilitate the hardware setup for the serial port connection. As shown in Figure 4, the SPORT connector (P15) of the ADSP-21161N EZ-KIT Lite needs to be connected to the DSP I/O Port (P3) on the AD1836A Evaluation Board

On the ADSP-21161N EZ-KIT Lite both frame syncs (SFS1 and SFS3) and the serial clocks (SCLK1 and SCLK3) are tied together with Zero-Ohm Resistors.

On the AD1836A Evaluation Board both bit clocks (ADC ABCLK and DAC DBCLK) and also the Left Right clocks (ALRCLK and DLRCLK) should be connected together to get clear signals. The Figure 5 shows this connection.





Figure 5: Connecting the ADC and DACl clocks

Jumper Settings on the ADSP-21161N EZ-KIT Lite

For the connection of the ADSP-21161N EZ-KIT Lite to the AD1836A Evaluation Board the jumpers should be set as follows (Table 1):

Jumper	Description	State
JP4	FLAG 0 enable	OFF
JP5	FLAG 1 enable	OFF
JP23	SPORT/SPI clock enable	ON
JP26	Push-button enable FLAG 0	OFF
JP27	Push-button enable FLAG 1	OFF

Table 1: ADSP-21161N EZ-KIT Lite jumper's settings



Jumpers Settings on the AD1836A Evaluation Board

There are two jumpers and two switches on the AD1836A evaluation board.

The ADCs of the AD1836A on the evaluation board have different operation input modes (see AD1836A Datasheet for more details). For these particular examples, the *direct differential* mode is selected for best performance. This mode is configured as follows (Table 2):

Jumper/Switch	Description	State
P1(1&3, 2&4)	ADC1 input mode	ON
P2(1&3, 2&4)	ADC2 input mode	ON
SW1(1&4, 2&5)	Input select	ON

Table 2: AD1836A Evaluation Board jumpers/switch settings

In addition to this, switch 3 (SW3) is used to configure the PLD on the AD1836A evaluation board. For proper data transmission, this switch must be set to one of the following values: C, D, E or F (for more details refer to the AD1836A Evaluation Board schematics).

Initialization of the ADSP-21161N EZ KIT Lite

Listing 1 shows the code section *init_DSP* (contained in *Init_21161_EZKit.asm*); all relevant registers of the ADSP-21161N SHARC DSP are initialized here.

```
Init_DSP:
                         // Enable circular buffering for rev < 1.0</pre>
bit set MODE1 CBUFEN;
/* Setup hardware interrupts, FLAG LEDs and pushbutton */
ustat2=0x0000000;
/* flags 4-9 are outputs for LEDs, turn on all LEDs*/
bit set ustat2 FLG90 FLG80 FLG70 FLG60 FLG50 FLG40;
bit set ustat2 FLG9 FLG8 FLG7 FLG6 FLG5 FLG4;
dm(IOFLAG)=ustat2;
bit clr MODE2 FLG00 | FLG10 | FLG20 | FLG30; // flag 0-3 are inputs from pushbutton switches
IMASK = 0 \times 0;
LIRPTL = 0 \times 0;
IRPTL = 0 \times 00000000;
                        /* clear pending interrupts */
L0 = 0; L1 = 0; L2 = 0;
L3 = 0; L4 = 0; L5 = 0;
L6 = 0; L7 = 0; L8 = 0;
L9 = 0; L10 = 0; L11 = 0;
L12 = 0; L13 = 0; L14 = 0;
L15 = 0;
r15 = 0;
IRPTL = 0 \times 00000000;
                               /* clear pending interrupts */
                                /* enable global interrupts, nesting */
bit set model IRPTEN;
bit set imask SP11 SP31;
                                /* start audio processing, enable SPORT1 tx & rx int */
rts;
```

Listing 1: Init_DSP



Note that, upon reset, circular buffers are enabled. However, this is only the case for silicon revisions 1.0 and greater. Therefore, and in case an older silicon revision is being used, circular buffers would need to be enabled within this routine.

Additionally, this section sets the global interrupt enable bit, which needs to be done before the audio routines start. Also, the related interrupts for the audio processing (SPORT1 and SPORT3) are enabled here.

Configuration of the AD1836A via the SPI

The ADSP-21161N SHARC DSP configures the AD1836A via its SPI port by sending the appropriate control words. The serial SPI 16-bit word format for the AD1836A codec register commands is as follows:

D15 to D12	= Codec Register Address
D11	= Read/Write register (1=rd, 0=wr)
D10	= Reserved bit, clear to zero
D9 to D0	= Data Field for codec register

The following registers of the AD1836A are programmed as shown in Table 3:

Control Registers	Modes	Setting
DAC control register 1	Serial mode	I ² S
	Interpolator mode	96 kHz
ADC control register 1	sample rate	96 kHz
ADC control register 2 ¹	SOUT mode	I ² S
ADC control register 3	(default)	

¹Bit 9 Master/Slave AUX mode in the ADC control register 2 is set to 0, and it can be only set to master in Auxiliary mode.

Table 3: Control Registers Settings

Please refer to the AD1836A Datasheet for more details on the control words and their corresponding settings.

Before sending the control words to the AD1836A it is recommended to reset the codec. Reset will start up the codec and set the control registers to their default settings. This is done in the software routine *powerdown_reset_AD1836A*.

Note that it is not possible to read back the control words sent to the AD1836A from the ADSP-21161N SHARC DSP. Only the Peak Level registers of the ADCs can be read

In order to be able to program the codec, the ADSP-21161N SHARC DSP SPI port must be configured first. This is done in the SPICTL register as follows (*AD1836A_reg_init_viaSpi.asm*):

bit set ustat1 SPIEN|MS|PSSE|SPTINT|FLS0|BAUDR8|WL16|NSMLS|DF|CPHASE|CP|DCPH0; dm(SPICTL) = ustat1;

The definitions of the relevant bits in the SPICTL registers for this particular example are shown below (Table 4):



Bit Name	Bit definition	Description
SPIEN	SPI Port Enable	This bit enables the SPI system
MS	Master Select	This bit selects the device as master
PSSE	Programmable Slave Select Enable	This bit is used to program the controlled automatic generation of slave device select signals during SPI transfer.
SPTINT	SPITX Interrupt Enable	This bit enables the SPI transmit interrupt. It is necessary to set this bit in SPI data transfer, if the ADSP-21161N SHARC DSP transmits the SPI data words to the slave. The slave selection is subsequently made using the FLS bits.
FLS	Flag select	These 4 bits select which flag pins are used when multiple slaves are used. The setting FLS0 mean that the flag 0 is used to select the slave device.
BAUDR	Baud Rate	With these four bits it is possible to control the SPI clock frequency. The ADSP-21161N SHARC DSP is set as master, so the master device provides the AD1836A codec (slave) with the clock signal. The equation is <i>SPIbaudrate</i> = $\frac{Coreclock}{2^{(2+BR)}}$ The setting in the code BAUDR8 means: <i>SPIbaudrate</i> = $\frac{100MHz}{(2+BR)} = 97,656kHz$
WL	Word length	These 2 pins make possible to select different word length. In this application the word length is 16 bit.
NSMLS	Non-Seamless Operation	This bit indicates that after each word transfer there is a delay before the next word transfer starts.
DF	Data Format	This bit selects the data format. In this case the MSB sent/received first.
CPHASE	Clock Phase	This bit selects the clock phase transfer format. SPICLK starts toggling at the beginning of the first data transfer bit if the bit is set.
СР	Clock Polarity	This bit selects the clock polarity. SPICLK high is the idle state.



ДСРН О	Deselect SPIDS in CPHASE = 0	This bit deselects when the slave between
Derno		successive word transfers in $CPHASE = 0$. The
		slave is selected in master mode using PSSE
		functionality. This bit is valid only when NSMLS
		bit is set.

Table 4: Bit definitions of the SPICTL register

Setting up the I/O Processor for chained SPORT DMA

The transmission of the I^2S data is done via the SPORTs using chained Direct Memory Access (DMA) operation. DMA chaining is the auto-linkage of DMA transfers. The completion of one DMA sets off another DMA without any core intervention. Transfer Control Blocks (TCB) are data buffers in the internal memory where the DMA parameters are stored. The DMA channel parameters are automatically loaded by the I/O Processor (IOP) from the TCBs when chaining is enabled.

The TCB format for the SPORT looks as follows:

```
/* TCB format for SPORT:
GPx ("general purpose"),
CPx ("Chain Point register"; points to last address (IIx) of next TCB to jump to upon
completion of this TCB.),
Cx (length of source buffer),
IMx (source buffer step size),
IIx (source buffer index (initialized to start address))
*/
```

For the SPORT1 one TCB for channel A is needed, for the SPORT3 two TCBs for both channels A and B are needed.

```
.var spla_tcb[5] = 0, spla_tcb+4, N, 1, rxla_buf; /* SPORT1 receive channel a tcb */
.var sp3a_tcb[5] = 0, sp3a_tcb+4, N, 1, tx3a_buf; /* SPORT3 transmit channel a tcb */
.var sp3b_tcb[5] = 0, sp3b_tcb+4, N, 1, tx3b_buf; /* SPORT3 transmit channel b tcb */
```

The first DMA in the chain is started by writing the address of the TCB to the Chain Pointer Register of the DMA channel.

r8=spla_tcb+4;	11	Interna	al	Index	1	addı	ress	
r9=sp3a_tcb+4;	11	Interna	al	Index	3	addı	ress	
r10=sp3b_tcb+4;	//	Interna	al	Index	3	addı	ress	
<pre>dm(CP1A)=r8; dm(CP3A)=r9; dm(CP3B)=r10;</pre>	 	SPORT1 SPORT3 SPORT3	cł cł cł	nannel nannel nannel	A A B	DMA DMA DMA	chain chain chain	enable enable enable

For more details on the IOP and chained DMA operation refer to ADSP-21161 SHARC DSP Hardware Reference (page 6-28).

Now the AD1836A as well as the DMA Controller have been properly configured, it's time to configure the SPORTs before starting with the data transmission.



Setting up the SPORTs

The configuration of the serial ports is, that the SPORT1 operates as receiver and the SPORT3 as transmitter.

The settings in the SPORT1 control register are as follows:

Note, that the channel B is not being used, therefore only the parameters of channel A need to be configured (Table 5).

Bit Name	Bit Definitions	Description
SPEN_A	SPORT Enable A	This bit enables the channel A of SPORT1
SLEN	Serial Word Length	These five bits defines the word length of the data transmission. The transmitted data is 32 bit, but the valuable data is 24 bits.
MSTR	I ² S Serial and L/R clock master	This bit is not set, so the SPORT is provided with external clock and word select and the configuration is in slave mode.
OPMODE	Operation Mode	This bit must be set, because the operation mode of the SPORT is I^2S .
LFIRST	Left or Right I ² S channel RX/TX first	This bit selects the left channel first for receiving data.
SDEN_A	SPORT transmit dma enable for channel A	The I^2S data is received with channel A, so this bit must be enabled.
SCHEN_A	DMA chaining enable for channel A	This bit enables the DMA chaining for channel A of SPORT1. If one DMA is finished the next one gets started.
DDIR	Data Direction Control	This bit controls the data direction. If this bit is set, the transmit buffers are active, but the SPORT1 should receive the data, so this bit is not set.

Table 5: Bit settings of the serial port 1 control register (SPCTL1)

Similarly SPORT3 control register is configured as follows:

Note that, SPORT3 is transmitting with both channels A and B, so the bits for the B channels must also set. (Table 6)



Bit Name	Bit definition	Description
SPEN_B	SPORT Enable B	This bit enables the channel B of SPORT3.
SDEN_B	SPORT transmit DMA enable for channel B	This bit enables the DMA for channel B of SPORT3.
SCHEN_B	DMA chaining enable for channel B	This bit enables the DMA chaining for channel B of SPORT3.
DDIR	Data Direction Control	This bit must be set now, because the SPORT3 is transmitter.
DITS	Data Independent TX Frame sync, if DDIR=1	This bit sets the SPORT uses data independent frame sync
FS_BOTH	Frame Sync both enable	The data transmission occurs, if data is present in both TX buffers

Table 6: Bit settings of the serial port 3 control register (SPCTL3)

Interrupt service routines of the SPORTs

When the SPORT1 receives the I²S data from the ADC an interrupt will be generated (remember that the serial port interrupts have been previously enabled). In the *Process_AD1836A_Audio_Samples* routine, the data will be read from the receive buffer. After reading the data from the receive buffer, the data will then be written to the transmit buffers A and B of SPORT3. Note that these data transfers are performed by the core (using the Data Address Generators - DAGs)

Once the data is in the transmit buffers, the I^2S data will get transmitted to the DACs.

```
Process_AD1836A_Audio_Samples:
LCNTR=1024, DO (PC,3) UNTIL LCE; // do the next 3 instructions many times
R0=DM(I0,M0); // read the data from the receive buffer
DM(I1,M1)=R0; // write the data to the transmit buffer a
DM(I2,M2)=R0; // write the data to the transmit buffer b
rti;
```



Figure 6 illustrates the data flow when it's received until it gets transmitted out to the DAC:



Figure 6: I^2S *data flow*

Additionally, the data transmission between the ADSP-21161N SHARC DSP SPORTs and the AD1836A codec is shown in Figure 7, where:

- Channel 1: Frame sync 96 kHz
- Channel 2: I²S data received on the SPORT1 channel A
- Channel 3: I²S data transmitted with SPORT3 channel A
- Channel 4: I²S data transmitted with SPORT3 channel B



Figure 7: Scope plot of the I^2S data transmission



References

- [1] ADSP-21161 SHARC DSP Hardware Reference. Third Edition, May 2002. Analog Devices, Inc.
- [2] ADSP-21161 SHARC DSP Microcomputer Datasheet. Rev. A, May 2003. Analog Devices, Inc.
- [3] AD1836A Datasheet. Rev PrE April 2003. Analog Devices, Inc.
- [4] AD1836A Evaluation Board documentation. April 2003. Analog Devices, Inc.
- [5] ADSP-21161N EZ-KIT Lite[™] Evaluation System Manual. First Edition September 2001. Analog Devices, Inc.
- [6] ADSP-21161N EZ-KIT Lite[™] Schematics. Rev 2.3 July 2002. Analog Devices, Inc.
- [7] Interfacing I²S-Compatible Audio Devices to the ADSP-21065L Serial Ports. April 1999. John Tomarakos. Analog Devices, Inc.

Document History

Version	Description
June 04, 2003 by Mazlum Adas	Initial Release