					REVISIONS																	
				LTR DESCRIPT				ION DATE				APPROVED										
																			— .			
																				έ¢.		
																			<u> </u>	ĽĀ.	×.	
																			(A)		Bł.	
																				2.0.46	99C	
Prepared	d in ac	cordan	ce wit	h ASN	/E Y1	4.24	1	-	1		1		-			1		Ve	ndor it	em dr	awing	
REV																						
PAGE																						
REV		_																				
PAGE	18	19	20	21	22																	
REV STA			REV																			
OF PAG	E9		PAG			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
PMIC N/	Α				PARE														RITIN 218-3			
													ht	tps://		<u>.dla.</u>	<u>mil/L</u>	.and	and N	lariti	<u>me</u>	
Original	date c	of drawi	ng		CKE							ТІТ	LE									
	Y-MN		-		JESH								ROC	IRCL	JIT, [DIGIT	ΓAL, Ι	LOW	POV	VER,		
			PROVE		, CHME.	YER				PR	ECIS	ION A	۱NAL	OG I	MICF							
											NOL	IHIC	, SIL	ICON	1							
				ZE	COE	DE IDE	INT. N				DWO	g no.		١	IGO	2/21	60	6				
				-	4			102	236							02	./ 2	00	0			
F			REV	,							PAG	BE 1	OF	22								

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance low power, precision analog microcontroller microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/21606</u> -	<u>01</u>	<u> </u>	E
Drawing number	Device type (See 1.2.1)	Case outline (See 1.2.2)	Lead finish (See 1.2.3)
1.2.1 <u>Device type(s)</u> .		, ,	
Device type	Generic		Circuit function
01	ADUCM362-EP	Low pow	er, precision analog microcontroller
122 Case outline(s) The case outline(s	are as specified herein		

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
х	48	MO-220-WKKD-4	Lead frame chip scale package (LFCSP)

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	Material
A B C D E F	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Tin-lead alloy (BGA/CGA) Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

AVDD to AGND IOVDD to DGND Digital input voltage to DGND Digital output voltage to DGND Analog inputs to AGND	0.3 V to +3.96 V <u>2</u> / 0.3 V to +3.96 V <u>2</u> / 0.3 V to +3.96 V <u>2</u> /
Temperature:	5500 (40500
Operating range	55°C to +125°C
Storage range	65°C to +150°C
Junction (TJ)	. +150°C
Peak solder reflow:	
Tin Lead (SnPb) assemblies (10 seconds to 30 seconds)	. 240°C
Nickel (Ni), Palladium (Pd), Gold (Au) assemblies (20 seconds to 40 seconds)	. 260°C
Thermal resistance, junction to case (θJC)	. 9.5°C/W
Thermal resistance, junction to ambient (θJA)	. 28°C/W
Electrostatic discharge (ESD) rating:	
Human body model (HBM) per JEDEC JS-001	±2 kV
Field induced charged device model (FICDM) per JEDEC JS-002	. ±1000 V
1.4 <u>Recommended operating conditions</u> . <u>3/</u>	
	1.8 V to 3.6 V

	1.6 V 10 5.0 V
Ambient operating temperature range (TA)	-55°C to +125°C

DGND is the digital system ground reference.

<u>2/</u> <u>3</u>/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606		
COLUMBUS, OHIO	A	16236			
		REV	PAGE 3		

^{1/} Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC JS-001	-	Human Body Model Testing of Integrated Circuits
JEDEC JS-002	_	Electrostatic Discharge Sensitivity Testing - Charge Device Model (CDM)
JESD22-A117	_	Electrically Eraseable Programmable Rom (EEPROM) Program/Erase Endurance and
		Data Retention Test
JEDEC PUB 95	_	Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at https://www.jedec.org.)

3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Functional block diagram. The functional block diagram shall be as shown in figure 3.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606		
COLUMBUS, OHIO	A	16236			
		REV	PAGE 4		

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lin	Unit	
					Min	Max	
ADC specifications section	on.	ADC0 and ADC1		•		•	
Conversion rate <u>3</u> /		Chop off	-55°C to +125°C	01	3.5	3906	Hz
		Chop on	_		3.5	1302	
No missing codes <u>3</u> /		Chop off, ADC frequency $(fADC) \le 500 \text{ Hz}$	-55°C to +125°C	01	24		Bits
		Chop on, fADC \leq 250 Hz	_		24		
Integral nonlinearity <u>3</u> /		Gain = 1, input buffer off	-55°C to +125°C	01	±10 t	ppm of FSR	
		Gain = 2, 4, 8, or 16	_		±15 t		
		Gain = 32, 64, or 128			±20 t		
Offset error <u>4/ 5/ 6/ 7/ 8</u> /		Chop off, and the offset error is in the order of the noise for the programmed gain and update rate following calibration	-55°C to +125°C	01	01 ±230/gain typical		μV
		Chop on <u>3</u> /	_		±1.0		
Offset error drift versus		Chop off, gain ≤ 4	-55°C to +125°C	01	1/gain	μV/°C	
temperature <u>3</u> / <u>6</u> / <u>7</u> /		Chop off, gain ≥ 8			230 typical		
		Chop on	-		10 typical		
Offset error lifetime <u>9</u> / stability		Gain = 128	-55°C to +125°C	01	1 ty	pical	μV / 1000 Hr
Full scale error <u>3/ 6/ 7/ 8/ 10</u> /			-55°C to +125°C	01	±0.5/gai	n typical	mV
Full scale error <u>9</u> / lifetime stability		Gain = 128	-55°C to +125°C	01	70 ty	/pical	μV / 1000 Hr
Gain error drift versus temperature <u>3</u> / <u>6</u> / <u>7</u> /		Gain = 1, 2, 4, 8, or 16, External reference	-55°C to +125°C	01	±3 typical		ppm/°C
		Gain = 32, 64, or 128, External reference			±6 ty	vpical	
PGA gain mismatch error			-55°C to +125°C	01	±0.15	typical	%

TABLE I. Electrical performance characteristics. 1/

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606	
COLUMBUS, OHIO	A	16236		
		REV	PAGE 5	

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lin	nits	Unit	
					Min	Max		
ADC specifications section	on – continu	ed. ADC0 and ADC1						
Power supply <u>3</u> / rejection		Chop on, ADC input = 0.25 V, gain = 4, external reference	-55°C to +125°C	01	95		dB	
		Chop off, ADC input = 0.78 V, gain = 128, external reference			80			
		Chop off, ADC input = 1 V, gain = 1, external reference	-		90			
Absolute input voltage range, unbuffered mode			-55°C to +125°C	01	AGND	AVDD	V	
Absolute input voltage range, buffered mode		Available for all gain settings, G = 1 to 128	-55°C to +125°C	01	AGND + 0.1	AVDD - 0.1	V	
Differential input <u>3</u> /		Gain = 1	-55°C to +125°C	01		±VREF	V	
voltage ranges		Gain = 2					±500	mV
		Gain = 4					±250	
		Gain = 8					±125	1
		Gain = 16				±62.5		
Common mode <u>3</u> / voltage	Vсм	Ideally, V _{CM} = ((AIN+) + (AIN-))/2 and gain = 2 to 128, where AIN+ or AIN- refers to any ADC input pin in which the sign indicates a positive or negative voltage input, respectively	-55°C to +125°C	01	AGND	AVDD	V	
Input current, <u>11</u> / buffered mode		Gain > 1 (excluding AIN4, AIN5, AIN6, and AIN7 pins)	-55°C to +125°C 01 1 typical		pical	nA		
		Gain > 1 (AIN4, AIN5, AIN6, and AIN7 pins)			2 ty	pical		
Input current, <u>11</u> / unbuffered mode		Input current varies with input voltage	-55°C to +125°C	01	860 t	ypical	nA/V	

TABLE I. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 6

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lin	nits	Unit			
					Min	Max				
ADC specification sectio	n – continue	ed. ADC0 and ADC1								
Average input <u>3</u> /		AIN1, AIN3, AIN5, AIN7, and AIN11	-55°C to +125°C	01 ±5		pical	pA/°C			
current drift, buffered mode		AIN0, AIN4, AIN9, and AIN10			±9 ty	pical				
		AIN2, AIN6, and AIN8			±15 t	ypical				
Average input <u>3</u> / current drift, unbuffered mode			-55°C to +125°C	01	±250 1	typical	pA/V/°C			
Common mode <u>3</u> /	CMR	On ADC input,	-55°C to +125°C	01	100 t	ypical	dB			
rejection, dc		ADC gain = 1, AVDD < 2 V			65		-			
		On ADC input,		-				100 t	ypical	-
		ADC gain = 1, AVDD > 2 V			80					
		On ADC input, ADC gain = 2 to 128			80					
Common mode <u>3</u> / rejection, 50 Hz/60Hz	CMR	ADC gain = 1, 50 Hz/60 Hz ± 1 Hz, f _{ADC} = 16.67 Hz with chop on, and f _{ADC} = 50 Hz with chop off	-55°C to +125°C	01	97		dB			
		ADC gain = 2 to 128, 50 Hz/60 Hz \pm 1 Hz, f _{ADC} = 16.67 Hz with chop on, and f _{ADC} = 50 Hz with chop off			90					
Normal mode <u>3</u> / rejection,	NMR	On ADC input, 50 Hz/60 Hz ± 1 Hz,	-55°C to +125°C	01	80 ty	pical	dB			
50 Hz/60Hz		f _{ADC} = 16.67 Hz with chop on, and f _{ADC} = 50 Hz with chop off			60		-			
Temperature sensor sec	tion. <u>3</u> /									
Voltage output		After use calibration, processor powered down or in standby mode before measurements	+25°C	01	82.1 t	ypical	mV			
Voltage temperature coefficient			-55°C to +125°C	01	250 t	ypical	μV/°C			
Accuracy			-55°C to +125°C	01	6 ty	pical	°C			

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 7

Test	Test Symbol Conditions <u>2</u> / Te		Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	-
Ground switch section.	•			•		•	
On resistance	Ron		-55°C to +125°C	01	10 ty	/pical	Ω
					3.7	19	
Allowable current <u>3</u> /		20 k Ω resistor off, direct short to ground	-55°C to +125°C	01		20	mA
Voltage reference section		ADC internal reference					
Internal reference voltage	VREF		-55°C to +125°C	01	1.2 ty	ypical	V
Initial accuracy			+25°C	01	-0.1	+0.1	%
Reference <u>3/ 12/</u>			-55°C to +125°C	01	±5 ty	/pical	ppm/°C
temperature coefficient					-15	+15	
Power supply <u>3</u> / rejection	PSR		-55°C to +125°C	01	90 ty	/pical	dB
					82		
External reference inputs	section.						
Input range, buffered model		Minimum differential voltage between VREF+ and VREF− pins is 400 mV	-55°C to +125°C	01	AGND + 0.1	AVDD - 0.1	V
Input range, unbuffered model			-55°C to +125°C	01	0	AVDD	V
Input current,		Minimum differential voltage	-55°C to +125°C	01	+10 t	ypical	nA
buffered mode		between VREF+ and VREF- pins is 400 mV			-20	+27	
Input current, unbuffered mode			-55°C to +125°C	01	500 t	ypical	nA/V
Normal mode <u>3</u> / rejection			-55°C to +125°C	01	80 ty	vpical	dB
Common mode <u>3</u> / rejection			-55°C to +125°C	01	100 t	ypical	dB
					85		
Reference detect <u>3</u> / levels			-55°C to +125°C	01	400 t	ypical	mV

DLA LAND AND MARITIME	SIZE CODE IDENT NO.		DWG NO.
COLUMBUS, OHIO	A 16236		V62/21606
		REV	PAGE 8

Test	Test Symbol Conditions <u>2</u> /		Temperature, TA	Device type	Lin	nits	Unit							
					Min	Max								
Excitation current source	s section.													
Output current		Available from each current source, value programmable from 10 μ A to 1 mA	-55°C to +125°C	01	10	1000	μA							
Initial tolerance		Output current (I _{OUT}) \ge 50 µA	+25°C	01	±5 ty	pical	%							
Drift <u>3</u> /		Using internal reference resistor	-55°C to +125°C	01	100 t	ypical	ppm/°C							
						400								
		Using external 150 kΩ reference resistor between IREF pin and AGND, and the resistor must have a			75 ty	rpical								
		drift specification of 5 ppm/°C											400	
Initial current <u>3</u> / matching		Matching between both current sources	+25°C	01	±0.5 t	ypical	%							
Drift matching <u>3</u> /			-55°C to +125°C	01	50 ty	pical	ppm/°C							
Load regulation, <u>3</u> / AVDD		AVDD = 3.3 V	-55°C to +125°C	01	0.2 ty	/pical	%/V							
Output compliance <u>3</u> /		IOUT = 10 μA to 210 μA	-55°C to +125°C	01	AGND - 0.03	AVDD - 0.85	V							
		IOUT > 210 μA			AGND - 0.03	AVDD - 1.1								
DAC channel specificatio	ons section.	Load resistance (RL) = 5 k Ω and load	capacitance (CL) = [·]	100 pF										
Voltage range		Internal reference	-55°C to +125°C	01	0	VREF	V							
		External reference			0	1.8								
DC specifications <u>13</u> /														
Resolution			-55°C to +125°C	01	12		Bits							
Relative accuracy			-55°C to +125°C	01	±3 ty	pical	LSB							
Differential nonlinearity		Guaranteed monotonic	-55°C to +125°C	01	±0.5 t	ypical	LSB							
						±1								
Offset error	OE	1.2 V internal reference	-55°C to +125°C	01	±2 ty	pical	mV							
						±10								

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 9

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lin	nits	Unit
					Min	Max	
DAC channel specification	ons section	- continued. Load resistance (RL) = 5	$k\Omega$ and load capacita	nce (CL) =	100 pF		
DC specifications - conti	nued. <u>13</u> /						
Gain error		VREF range (reference = 1.2 V)	-55°C to +125°C	01		±0.5	%
NPN mode. <u>3</u> /	•				1		
Resolution			-55°C to +125°C	01	12		Bits
Relative accuracy			-55°C to +125°C	01	±3 ty	pical	LSB
Differential nonlinearity			-55°C to +125°C	01	±0.5 t	ypical	LSB
Offset error			-55°C to +125°C	01	±0.35	typical	mA
Gain error			-55°C to +125°C	01	±0.75	typical	mA
Output current range			-55°C to +125°C	01	0.008	23.6	mA
Interpolation mode.	<u>3/ 14/</u>	Only monotonic to 14 bits		I	1	1	1
Resolution			-55°C to +125°C	01	14 ty	vpical	Bits
Relative accuracy		For 14 bits resolution	-55°C to +125°C	01	±6 typical		LSB
Differential nonlinearity		Monotonic (14 bits)	-55°C to +125°C	01	±0.6 typical		LSB
Offset error		1.2 V internal reference	-55°C to +125°C	01	±2 ty	pical	mA
Gain error		VREF range (reference = 1.2 V)	-55°C to +125°C	01	±1 ty	pical	%
		AVDD range			±1 ty	pical	
DAC AC characteristics	section. <u>3</u> /	1			1		
Voltage output settling time			-55°C to +125°C	01	10 ty	pical	μs
Digital to analog glitch energy		1 LSB change at major carry (maximum number of bits changes simultaneously in the DACDAT register)	-55°C to +125°C	01	±20 typical		nV- sec
Power on reset (POR) se	ection.			I	1		1
POR trip level		Voltage at IOVDD pin, power on levels	-55°C to +125°C	01	1.65 t	ypical	V
		Voltage at IOVDD pin, power down levels			1.65 t	ypical	
Timeout from POR <u>3</u> /			-55°C to +125°C	01	50 ty	vpical	ms

TABLE I. <u>Electrical performance characteristics</u> – Continued. $\underline{1}$ /

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/21606
		REV	PAGE 10

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lim	its	Unit				
					Min	Max					
Watchdog timer (WDT) s	section. <u>3</u>										
Timeout period			-55°C to +125°C	01	0.00003	8192	sec				
Timeout step size		Register T3CON, bits[3:2] (PRE) = 10	-55°C to +125°C	01	7.8125	typical	ms				
Flash/EE memory sectio	n. <u>3</u> /										
Endurance <u>15</u> /			-40°C to +125°C	01	10,000		Cycles				
Read			-55°C to +125°C	01	10,000		Cycles				
Write			-55°C to -40°C	01	1000		Cycles				
Data Retention <u>16</u> /			TJ = +85°C	01	10		Years				
Digital inputs section.		All digital inputs					•				
Input leakage current.	Digital inp	outs except for the $\overline{\text{RESET}}$, SWCLK, and	d SWDIO pins								
Logic 1		High input voltage (V _{INH}) = IOVDD or VINH = 1.8 V	-55°C to +125°C	01	140 typical		μΑ				
		Internal pull-up disabled			1 typ	1 typical					
Logic 0		Low input voltage (VINL) = 0 V	-55°C to +125°C	01	160 ty	pical	μA				
		Internal pull up disabled							10 typ	pical	nA
Input leakage current.	·	RESET, SWCLK, and SWDIO pins									
Logic 1			-55°C to +125°C	01	140 ty	pical	μA				
Logic 0			-55°C to +125°C	01	160 ty	pical	μA				
Input capacitance <u>3</u> /	CIN		-55°C to +125°C	01	10 typ	oical	pF				
Logic input voltage, low	VINL		-55°C to +125°C	01		0.2 x IOVDD	V				
Logic input voltage, high	VINH		-55°C to +125°C	01	0.7 x IOVDD		V				
Logic output voltage, high	Vон	Source current (I _{SOURCE}) = 1 mA	-55°C to +125°C	01	IOVDD - 0.4		V				
Logic output voltage, low	VOL	Sink current (ISINK) = 1 mA	-55°C to +125°C	01		0.4	V				

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/21606
		REV	PAGE 11

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lim	its	Unit
					Min	Max	
Crystal oscillator section.	<u>3</u> /	32.768 kHz crystal inputs	·				
Logic input <u>17</u> / voltage, XTALI only	VINL		-55°C to +125°C	01		0.8	V
	VINH				1.7		
XTALI capacitance			-55°C to +125°C	01	6 typ	ical	pF
XTALO capacitance			-55°C to +125°C	01	6 typ	ical	pF
On chip low power oscilla	tor section.			1			1
Oscillator frequency			-55°C to +125°C	01	32.768	typical	kHz
Accuracy	cy -55°C to +125°C 01		01	±10 ty	pical	%	
					-30	+30	
On chip high frequency of	scillator sec	ction.	·				•
Oscillator frequency			-55°C to +125°C	01	16 typ	pical	MHz
Accuracy			-55°C to +125°C	01	-1.8	+1.4	%
Long term stability <u>9</u> /			-55°C to +125°C	01	0.8 ty	pical	°C / 1000 Hr
Processor clock rate <u>3</u> / section		Nine programmable core clock selections within specified range	-55°C to +125°C	01	0.5 typical		MHz
					0.0625	16	
Using an external clock			-55°C to +125°C	01	0.032768	16	MHz
Processor start up time se	ection. <u>3</u> /			•			
At power on		Includes kernel power on execution time	-55°C to +125°C	01	41 ty	bical	ms
After reset event			-55°C to +125°C	01	1.44 ty	vpical	ms
From processor power down (mode 1, mode 2, and mode 3)		Clock frequency (fCLK) is the Cortex-M3 core clock	-55°C to +125°C	01	3 to 5 t	ypical	fCLK
From total halt or hibernate mode (mode 4 or mode 5)		Clock frequency (fCLK) is the Cortex-M3 core clock	-55°C to +125°C	01	30.8 ty	vpical	μs

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/21606
		REV	PAGE 12

Test	Symbol	Conditions <u>2</u> /	Temperature, TA	Device type	Lir	nits	Unit
					Min	Max	
Power requirements sec	tion.						
Power supply voltage range	VDD	AVDD, IOVDD	-55°C to +125°C	01	1.8	3.6	V
Power consumption.	·		·				
IDD (microcontroller unit (MCU) active		Processor clock rate = 16 MHz, all peripherals on (CLKSYSDIV = 0)-55°C to +125°C015.5 ty		ypical	mA		
mode <u>18</u> / <u>19</u> /		Processor clock rate = 8 MHz, all peripherals on (CLKSYSDIV = 1)			3 typical		
	Processor clock rate = 500 kHz, both ADCs on (input buffers off) with PGA gain = 4, 1 × SPI port on, and all timers on			1 typical			
IDD (MCU powered down)		Total halt mode (mode 4)	-55°C to +125°C	01	4 ty	pical	μA
IDD, total (ADC0) <u>19</u> /		PGA enabled, gain \ge 32	-55°C to +125°C	01	320 t	ypical	μA
PGA		Gain = 4, 8, or 16, PGA only	-55°C to +125°C	01	130 t	ypical	μA
		Gain = 32, 64, 0r 128, PGA only			180 typical		
Input buffers		2 x input buffers = 70 μA	-55°C to +125°C	01	01 70 typical		μA
Digital interface and modulator			/pical	μA			
IDD (ADC1) Input buffers off, gain = 4, 8, or 16 only		-55°C to +125°C	01	200 t	ypical	μA	
External reference input buffers		60 μA each	-55°C to +125°C	01	120 t	ypical	μA

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 13

- <u>1</u>/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ Unless otherwise specified, AVDD/IOVDD = 1.8 V to 3.6 V, internal 1.2 V reference, core frequency (f_{CORE}) = 16 MHz, and all specifications at T_A = -55°C to +125°C.
- 3/ These numbers are not production tested but are guaranteed by design and/or characterization data at production release.
- 4/ Tested at gain = 4 after initial offset calibration
- 5/ Measured with an internal short. A system zero-scale calibration removes this error
- 6/ A recalibration at any temperature removes these errors
- 7/ These numbers do not include internal reference temperature drift
- 8/ Factory calibrated at gain = 1.
- <u>9</u>/ The long term stability specification is noncumulative. The drift in subsequent 1000 hour periods is significantly lower than in the first 1000 hour period.
- 10/ System calibration at a specific gain removes the error at this gain.
- <u>11</u>/ Input current is measured with one ADC measuring a channel. If both ADCs measure the same input channel, the input current increases (approximately doubles).
- 12/ Measured using the box method.
- 13/ Reference DAC linearity is calculated using a reduced code range of 0x0AB to 0xF30.
- 14/ Measured using a low-pass filter with resistance = 1 k Ω and capacitance = 100 nF.
- <u>15</u>/ Endurance is qualified to 10,000 cycles as per JEDEC Standard 22, Method A117 and is measured at -40°C, +25°C, and +125°C. Typical endurance at 25°C is 170,000 cycles.
- <u>16</u>/ Retention lifetime equivalent at T_J = 85°C as per JEDEC Standard 22, Method A117. Retention lifetime derates with junction temperature.
- <u>17</u>/ Voltage input levels are relevant only if driving the crystal input from a voltage source. If a crystal is connected directly, the internal crystal interface determines the common-mode voltage.
- 18/ Typical additional supply current (IDD) consumed during Flash/EE memory program and erase cycles are 7 mA.
- <u>19</u>/ Total IDD for ADC includes figures for PGA \geq 32, input buffers, digital interface, and the Σ - Δ modulator.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/21606
		REV	PAGE 14




FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/21606
		REV	PAGE 15

Case X

Case X - continued

	Dimensions					
Symbol	Symbol Inches				Millimeters	
	Minimum	Nominal	Maximum	Minimum	Nominal	Maximum
A	.027	.029	.031	0.70	0.75	0.80
A1		.008 REF			0.203 REF	
A2	.001		.002	0.02		0.05
COPLANARITY	.003			0.08		
b	.007	.009	.011	0.18	0.23	0.30
D/E	.272	.275	.279	6.90	7.00	7.10
E1	.197	.201	.205	5.00	5.10	5.20
E2	.008			0.20		
е	.020 BSC				0.50 BSC	
e1	.216 REF				5.50 REF	
S	.014	.016	.018	0.35	0.40	0.45

NOTES:

- Controlling dimensions are millimeter, inch dimensions are given for reference only.
 For proper connection of the exposed pad, refer to the pin configuration and function descriptions section of the manufacturer's datasheet.

FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 16

Device type		01
Case outline		X
Terminal number	Terminal symbol	Description
1	RESET	Reset Pin, Active Low Input. An internal pull-up is provided.
2	P2.1/SDA/ UART1DCD/ UARTDCD	General-Purpose Input/Output P2.1/I ² C Serial Data Pin/UART1 Data Carrier Detect Pin/UART Data Carrier Detect Pin.
3	P2.2/BM	General-Purpose Input/Output P2.2/Boot Mode Input Select Pin. When the P2.2/BM pin is held low during and for a short time after any reset sequence, the device enters UART download mode.
4	XTALO	External Crystal Oscillator Output Pin. Optional 32.768 kHz source for real-time clock.
5	XTALI	External Crystal Oscillator Input Pin. Optional 32.768 kHz source for real-time clock.
6	IOVDD	Digital System Supply Pin. IOVDD must be connected to the digital system ground reference (DGND) via a 0.1 μ F capacitor.
7	DVDD_REG	Digital Regulator Supply. DVDD_REG must be connected to DGND via a 470 nF capacitor and to AVDD_REG (Pin 18).
8	AINO	ADC Analog Input 0. AIN0 can be configured as a positive or negative input to either ADC in differential or single-ended mode.
9	AIN1	ADC Analog Input 1. AIN1 can be configured as a positive or negative input to either ADC in differential or single-ended mode.
10	AIN2	ADC Analog Input 2. AIN2 can be configured as a positive or negative input to either ADC in differential or single-ended mode.
11	AIN3	ADC Analog Input 3. AIN3 can be configured as a positive or negative input to either ADC in differential or single-ended mode.
12	AIN4/IEXC	ADC Analog Input 4/Excitation Current Source. AIN4 can be configured as a positive or negative input to either ADC in differential or single-ended mode. IEXC can be configured as the output pin for Excitation Current Source 0 or Excitation Current Source 1.

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 17

Device type		01
Case outline		Х
Terminal number	Terminal symbol	Description
13	GND_SW	Sensor Power Switch to Analog Ground Reference.
14	VREF+	External Reference Positive Input. An external reference can be applied between the VREF+ and VREF- pins.
15	VREF-	External Reference Negative Input. An external reference can be applied between the VREF+ and VREF- pins.
16	AGND	Analog System Ground Reference Pin.
17	AVDD	Analog System Supply Pin. AVDD must be connected to AGND via a 0.1 μ F capacitor.
18	AVDD_REG	Internal Analog Regulator Supply Output. AVDD_REG must be connected to AGND via a 470 nF capacitor and to DVDD_REG (Pin 7).
19	DAC	DAC Voltage Output.
20	INT_REF	Internal Reference. INT_REF must be connected to ground via a 470 nF decoupling capacitor.
21	IREF	Optional Reference Current Resistor Connection for the Excitation Current Sources. The reference current used for the excitation current sources is set by a low drift (5 ppm/°C) external resistor connected to IREF.
22	AIN5/IEXC	ADC Analog Input 5/Excitation Current Source. AIN5 can be configured as a positive or negative input to either ADC in differential or single-ended mode. IEXC can also be configured as the output pin for Excitation Current Source 0 or Excitation Current Source 1.
23	AIN6/IEXC	ADC Analog Input 6/Excitation Current Source. AIN6 can be configured as a positive or negative input to either ADC in differential or single-ended mode. IEXC can also be configured as the output pin for Excitation Current Source 0 or Excitation Current Source 1.
24	AIN7/VBIAS0/ IEXC/ EXTREF2IN+	ADC Analog Input 7/Bias Voltage Output/Excitation Current Source/External Reference 2 Positive Input. AIN7 can be configured as a positive or negative input to either an ADC in differential or single-ended mode. VBIAS0 can be configured as an analog output pin to generate the bias voltage, VBIAS0, of AVDD_REG/2. IEXC can be configured as the output pin for Excitation Current Source 0 or Excitation Current Source 1. EXTREF2IN+ can be configured as the positive input for External Reference 2.

FIGURE 2. <u>Terminal connections</u> - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 18

Device type	01			
Case outline	Х			
Terminal number	Terminal symbol	Description		
25	AIN8/ EXTREF2IN-	ADC Analog Input 8/External Reference 2 Negative Input. AIN8 can be configured as a positive or negative input to either an ADC in differential or single-ended mode. EXTREF2IN- can be configured as the negative input for External Reference 2.		
26	AIN9/ DACBUFF+	ADC Analog Input 9/Noninverting Input to the DAC Output Buffer. AIN9 can be configured as a positive or negative input to either an ADC in differential or single-ended mode. DACBUFF+ can be configured as the noninverting input to the DAC output buffer when the DAC is configured for NPN mode.		
27	AIN10	ADC Analog Input 10. AIN10 can be configured as a positive or negative input to either ADC in differential or single-ended mode.		
28	AIN11/VBIAS1	ADC Analog Input 11/Bias Voltage Output. AIN11 can be configured as a positive or negative input to either an ADC in differential or single-ended mode. VBIAS1 can be configured as an analog output pin to generate the bias voltage, VBIAS1, of AVDD_REG/2.		
29	P0.0/MISO1/ UART1DCD/ UARTDCD	General-Purpose Input/Output P0.0/SPI1 Master Input, Slave Output Pin/UART1 Data Carrier Detect Pin/UART Data Carrier Detect Pin.		
30	P0.1/SCLK1/ SCL/RxD	General-Purpose Input/Output P0.1/SPI1 Serial Clock Pin/I ² C Serial Clock Pin/UART Serial Input (Data Input for the UART Downloader).		
31	P0.2/MOSI1/ SDA/TxD	General-Purpose Input/Output P0.2/SPI1 Master Output, Slave Input Pin/I ² C Serial Data Pin/ UART Serial Output (Data Output for the UART Downloader).		
32	P0.3/IRQ0/ CS1/RTS1/RTS	General-Purpose Input/Output P0.3/ <u>Exte</u> rnal Interrupt Request 0/SPI1 Chip Select Pin, Active Low (When Using SPI1, Configure as CS1)/UART1 Request to Send Signal/UART Request to Send Signal.		
33	P0.4/RTS/ECLKO/ RTS1	General-Purpose Input/Output P0.4/UART Request to Send Signal/External Clock Output Pin for Test Purposes/UART1 Request to Send Signal.		
34	P0.5/IRQ1/CTS	General-Purpose Input/Output P0.5/External Interrupt Request 1/UART Clear to Send Signal.		
35	P0.6/IRQ2/RxD1	General-Purpose Input/Output P0.6/External Interrupt Request 2/UART1 Serial Input.		
36	P0.7/POR/TxD1	General-Purpose Input/Output P0.7/Power-On Reset Pin (Active High)/UART1 Serial Output.		

FIGURE 2. <u>Terminal connections</u> - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/21606
		REV	PAGE 19

Device type		01		
Case outline	Х			
Terminal number	Terminal symbol	Description		
37	IOVDD	Digital System Supply Pin. IOVDD must be connected to DGND via a 0.1 μ F capacitor.		
38	P1.0/IRQ3/ PWMSYNC/ EXTCLK	General-Purpose Input/Output P1.0/External Interrupt Request 3/PWM External Synchronization Input/External Clock Input Pin.		
39	P1.1/IRQ4/PWMTRIP/ DTR	General-Purpose Input/Output P1.1/External Interrupt Request 4/PWM External Trip Input/ UART Data Terminal Ready Pin.		
40	P1.2/PWM0/RI	General-Purpose Input/Output P1.2/PWM0 Output/UART Ring Indicator Pin.		
41	P1.3/PWM1/DSR	General-Purpose Input/Output P1.3/PWM1 Output/UART Data S Ready Pin.		
42	P1.4/PWM2/MISO0/ SDA	General-Purpose Input/Output P1.4/PWM2 Output/SPI0 Master Input, Slave Output Pin/I ² C Serial Data Pin.		
43	P1.5/IRQ5/PWM3/ SCLK0	General-Purpose Input/Output P1.5/External Interrupt Request 5/PWM3 Output/SPI0 Serial Clock Pin.		
44	P1.6/IRQ6/PWM4/ MOSI0	General-Purpose Input/Output P1.6/External Interrupt Request 6/PWM4 Output/SPI0 Master Output, Slave Input Pin.		
45	P1.7/IRQ7/PWM5/CS0	General-Purpose Input/Output P1.7/External Interrupt <u>Req</u> uest 7/PWM5 Output/SPI0 Chip Select Pin, Active Low (When Using SPI0, Configure as CS0).		
46	P2.0/SCL/UARTCLK	General-Purpose Input/Output P2.0/I ² C Serial Clock Pin/Input Clock Pin for UART Block Only.		
47	SWCLK	Serial Wire Debug Clock Input Pin.		
48	SWDIO	Serial Wire Debug Data Input/Output Pin.		
	EP	Exposed Pad. The exposed pad must be soldered to a metal plate on the PCB and to DGND for mechanical reasons.		

FIGURE 2. <u>Terminal connections</u> - Continued.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 20




FIGURE 3. Functional block diagram.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 21

4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 <u>ESDS</u>. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/</u>.

Vendor item drawing	Device	Mode of	Vendor part number
administrative control	manufacturer	transportation	
number <u>1</u> /	CAGE code	and quantity	
V62/21606-01XE	24355	Reel, 750 units	ADUCM362TCPZ56EPR7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: 20 Alpha Road Chelmsford, MA 01824-4123

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/21606
COLUMBUS, OHIO	A	16236	
		REV	PAGE 22