

25 MBPS Quad-Channel Digital Isolator

ADuM7442S

1.0 Scope

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein.

The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. http://www.analog.com/aeroinfo

This data specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at http://www.analog.com/ADuM7442

2.0 Part Number

The complete part number(s) of this specification follows:

Specific Part Number Description ADuM7442R703F 25 MBPS Quad-Channel Digital Isolator

3.0 Case Outline

The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline Letter	Descriptive Designator	Terminals	Lead Finish	Package style
Х	CDFP4-F16	16 lead	Hot Solder Dip	Bottom Brazed Flat Pack

Rev. C Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

Package: X							
Pin Number	Terminal Symbol	Pin Type	Pin Description				
1	VDD1A	Power	Supply Voltage A for Isolator Side 1. <u>1/, 2/</u>				
2	GND1	Power	Ground 1. Ground reference for Isolator Side 1. <u>3</u> /, <u>6/</u>				
3	VIA	Digital Input	Logic Input A				
4	VIB	Digital Input	Logic Input B				
5	VOC	Digital Output	Logic Output C				
6	VOD	Digital Output	Logic Output D				
7	VDD1B	Power	Supply Voltage B for Isolator Side 1. <u>1</u> /, <u>2</u> /				
8	GND1	Power	Ground 1. Ground reference for Isolator Side 1. <u>3</u> / <u>6/</u>				
9	GND2	Power	Ground 2. Ground reference for Isolator Side 2. <u>4</u> /				
10	VDD2B	Power	Supply Voltage B for Isolator Side 2. <u>2/, 5</u> /				
11	VID	Digital Input	Logic Input D.				
12	VIC	Digital Input	Logic Input C.				
13	VOB	Digital Output	Logic Output B.				
14	VOA	Digital Output	Logic Output A.				
15	GND2	Power	Ground 2. Ground reference for Isolator Side 2. <u>4</u> /				
16	VDD2A	Power	Supply Voltage A for Isolator Side 2. <u>2</u> /, <u>5</u> /				
Lid		Power	Metal Lid electrically connected to ground. (GND1)				

Figure 1 – Terminal Connections

1/ Pin 1 must be connected externally to Pin 7.

<u>μ</u> FIR 1 must be connected externally to Pin 7.
<u>2</u>/ Connect a ceramic bypass capacitor of value 0.01 μF to 0.1 μF between VDD1A (Pin 1) and GND1 (Pin 2), between VDD1B (Pin 7) and GND1 (Pin 8), between VDD2B (Pin 10) and GND2 (Pin 9), and between VDD2A (Pin 16) and GND2 (Pin 15)
<u>3</u>/ Pin 2 and Pin 8 are internally connected, and connecting both to GND1 is recommended.
<u>4</u>/ Pin 9 and Pin 15 are internally connected, and connecting both to GND2 is recommended.
<u>5</u>/ Pin 10 must be connected externally to Pin 16.
<u>6</u>/ Internally connected to Metal Lid.

<u>3/</u> 3/

4.0 Specifications

4.1. Absolute Maximum Ratings 1/	
Supply voltage (V _{DD1} , V _{DD2})	-0.5V to 7.0V
Input voltage (VIA, VIB, VIC, VID)	-0.5V to V _{DDI} + 0.5V 2/
Output voltage (V _{OA} , V _{OB} , V _{OC} , V _{OD})	-0.5V to V _{DDO} + 0.5V2/
Storage temperature range	-65°C to +150°C
Output current per pin (Io1, Io2)	-10mA to +10mA
Junction temperature maximum (T _J)	+150°C
Lead temperature (soldering, 60 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC})	60 °C/W <u>4</u> /
Thermal resistance, junction-to-ambient (θ_{JA})	98 °C/W <u>4</u> /
4.2. <u>Recommended Operating Conditions</u>	+3 3 V to +5 0 V
Ambient operating temperature range (T_{A})	55°C to +125°C
4.3. Nominal Operating Performance Characteristics 5/	
Jitter	2ns
Refresh Rate	
$V_{DD1} = V_{DD2} = 5V$	1.2 Mbps
$V_{DD1} = V_{DD2} = 3.3V$	1.1 Mbps
V _{DD1} = 5V, V _{DD2} = 3.3V	1.2 Mbps
V_{DD1} = 3.3V, V_{DD2} = 5.0V	1.1 Mbps
Common Mode Transient Immunity CM 15	5 kV/μs <u>6</u> /
Capacitance (Input-to-Output)1	0pF <u>7</u> /
Input Capacitance	6pF <u>8</u> /

Radiation Features

Maximum total dose available (dose rate = 50 - 300 rads(Si)/s)....100 k rads(Si)

1/ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

2/ VDDI and VDDO refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

3/ See Figure 2 for maximum rated current values for various temperatures. 4/ Measurement taken under absolute worst case condition and represent data taken with thermal camera for highest power density location. See MIL-STD-

1835 for average Θ_{JC} number. <u>5</u>/ All typical specifications are at TA = 25°C, VDD1 All typical specifications are at TA = 25°C, 3.6 V ≤ VDD1 ≤ 5. V, 3.3 V ≤ VDD2 ≤ 5.0 V, unless otherwise

noted. Switching specifications are tested with CL = 15 pF and CMOS signal levels, unless otherwise noted. 6/ |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining VO > 0.8 VDD, VIx = VDDx, VCM = 200 V. The common-

mode voltage slew rates apply to both rising and falling common-mode voltage edges.

1/ The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together and Pin 9 through Pin 16 are shorted together.

8/ Input capacitance is from any input data pin to ground.

SWITCHING CHARACTERISTICS DR Within PWD Limit 9,10,11 25 Data Rate DR Within PWD Limit 9,10,11 25 Propagation Delay t _{PHL} , t _{PLH} 50% input to 50% output 9,10,11 29 50 Pulse Width Distortion PWD t _{PLH} - t _{PHL} 9,10,11 5 5 Propagation Delay t _{PHL} , t _{PLH} 50% input to 50% output 9,10,11 5 5 Pulse Width Distortion PWD t _{PLH} - t _{PHL} 9,10,11 5 5 Pulse Width PW Within PWD limit 9,10,11 40 10 M,D,P,L,R 9 40 10 10 10 3/, 4/ Pulse Width Distortion ΔPWD 10,11 30 Change vs, Temperature 3/ Δ Δ 10,11 30	
Data Rate DR Within PWD Limit 9,10,11 25 M,D,P,L,R 9 25 25 Propagation Delay tPHL, tPLH 50% input to 50% output 9,10,11 29 50 Pulse Width Distortion PWD tPLH - tPHL 9,10,11 5 5 Pulse Width PW Within PWD limit 9,10,11 5 M,D,P,L,R 9 55 5 Pulse Width PW Within PWD limit 9,10,11 40 Propagation Delay Skew 2/, tPSK 9,10,11 40 10 3/, 4/ Pulse Width Distortion ΔPWD 10,11 30 Change vs. Temperature 3/ ΔPWD 10,11 30	
Data face Diff Within fWD Limit 3,10,11 23 M,D,P,L,R 9 25 Propagation Delay tPHL, tPLH 50% input to 50% output 9,10,11 29 50 M,D,P,L,R 9 29 50 Pulse Width Distortion PW tPLH - tPHL 9,10,11 5 Pulse Width PW Within PWD limit 9,10,11 40 Propagation Delay Skew 2/, tPSK 9,10,11 40 Pulse Width Distortion ΔPWD 10,11 10 3/, 4/ 10,11 30	Mhps
Propagation Delay t _{PHL} , t _{PLH} 50% input to 50% output 9,10,11 29 50 Pulse Width Distortion PWD t _{PLH} - t _{PHL} 9,10,11 5 50 50 Pulse Width Distortion PWD t _{PLH} - t _{PHL} 9,10,11 5 5 Pulse Width PW Within PWD limit 9,10,11 40 5 Propagation Delay Skew 2/, t _{PSK} Pisk 9,10,11 40 10 3/, 4/ Pulse Width Distortion ΔPWD 10,11 30	Mbps
Pulse Width Distortion PW IterLH Solo input to Solo duput Solo input to Solo	ns
Pulse Width Distortion PWD t _{PLH} - t _{PHL} 9,10,11 5 Pulse Width PW Within PWD limit 9,10,11 40 Propagation Delay Skew 2/, t _{PSK} 9,10,11 40 3/, 4/ PWD 10,11 10 Pulse Width Distortion ΔPWD 10,11 30	ns
Pulse Width PW Within PWD limit 9,10,11 40 Propagation Delay Skew 2/, tpsk 9,10,11 40 3/, 4/ PWD 10,11 10 Pulse Width Distortion ΔPWD 10,11 30	ns
Pulse Width PW Within PWD limit 9,10,11 40 M,D,P,L,R 9 40 Propagation Delay Skew 2/, 4/ tPSK 9,10,11 10 3/, 4/ 10,11 30 Change vs. Temperature 3/ 30	ns
Μ,D,P,L,R 9 40 Propagation Delay Skew 2/, 1/3/, 4/ tPSK 9,10,11 10 Pulse Width Distortion ΔPWD 10,11 30 Change vs. Temperature 3/ 10 10 10	ns
Propagation Delay Skew 2/, tPSK 9,10,11 10 3/, 4/ 2/ 10 Pulse Width Distortion ΔPWD 10,11 30 Change vs. Temperature 3/ 30	ns
Pulse Width Distortion ΔPWD 10,11 30 Change vs. Temperature 3/ 10,11 10,11 10,11 10,11	ns
	ps/°C
Channel Matching t _{PSKCD} 9,10,11 4	ns
Codirection M,D,P,L,R 9 4	ns
Channel Matching t _{PSKOD} 9,10,11 6	ns
Opposing-Direction M,D,P,L,R 9 6	ns
SUPPLY CURRENT	-
Dynamic Supply CurrentIDD1(D)F = 2MBPS, 10MBPS, 25MBPS4, 520	mA
6 22	mA
M,D,P,L,R 4 20	mA
I _{DD2(D)} F = 2MBPS, 10MBPS, 25MBPS 4, 5 20	mA
6 22	mA
M,D,P,L,R 4 20	mA
Quiescent Supply Current IDD1(Q)	A
WI,D,P,L,R 3.8	mA m A
IDD2(Q) 2 2.92	mA mA
	mA
Logic High Input Threshold VIH 7/ 123 07 Vopy	V
	v
Logic low Input Threshold VIL 7/ 1.2.3 0.3 Vol	v V
M,D,P,L,R 1 0.3 V _D	x V
Logic High Output Voltages VOH $I_{Ox} = -20 \mu A$, $V_{Ix} = V_{IxH} 5/$, $6/$, $7/$ 1,2,3 $V_{DDx} - 0.1$	V
	V
$I_{\text{Dy}} = -4 \text{ mA}, V \mathbf{x} = V_{\text{Dy}} 5/, 6/, 7/$ $I_{\text{2}} = -4 \text{ mA}, V \mathbf{x} = V_{\text{Dy}} - 0.4$	v
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	V
Logic Low Output Voltages VOL $I_{0x} = 20 \text{ µA}, V_{1x} = V_{1x1} 5/, 6/, 7/$ 1.2.3 0.1	V
M,D,P,L,R 1 0.1	V
$I_{0x} = 4 \text{ mA}, V_{1x} = V_{1xL} \frac{5}{2}, \frac{6}{7}, \frac{7}{2}$ 1,2,3 0.4	V
M,D,P,L,R 1 0.4	V
Input Leakage Current per $I_{\mathbb{H}}$ $V_{1x} = V_{DDx} \frac{5}{2}, \frac{6}{7}$ 1,2,3 -10 +10	μΑ
Channel M,D,P,L,R 1 -10 +10	μΑ
IIL VIx = 0V 5/, 6/,7/ 1,2,3 -10 +10	μΑ
M,D,P,L,R 1 -10 +10	μA
AC CHARACTERISTICS	
Output Rise/Fall Time $\frac{2}{3}$ t _R /t _F 10% to 90% 4 2.5	ns
5 3	
6 2	

TABLE IA – ELECTRICAL PERFORMANCE CHARACTERISTICS - 5V OPERATION

TABLE IA NOTES:

1/ TA nom = 25°C, TA max = 125°C, and TA min = -55°C unless otherwise noted. Switching specifications are tested with CL = 15 pF, and CMOS signal levels, unless otherwise noted. V_{DDx} nom = 5 V, V_{DDx} max = 5.5V, V_{DDx} min = 4.5V

2/ Parameter is part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots.

3/ Parameter is not tested post irradiation

4/ tPSK is the magnitude of the worst-case difference in tPHL or tPLH that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

 $\frac{5}{V_{lx}}$ refer to the voltage input signals of a given channel (A, B, C, or D). $\frac{6}{V_{lx}}$ refer to the output current of a given channel (A, B, C, or D).

 $\underline{7}/V_{DDx}$ refers to the power supply on either side of a given channel (A, B, C, or D).

ASD0016550 Rev. C | Page 5 of 20

Parameter	Cumb al	Conditions 1/		Sub-	Limit	Limit	Unite
See notes at end of table	Symbol	Unless otherwi	se specified	Group	Min	Max	Units
SWITCHING CHARACTERISTI	CS						
Data Rate	DR	Within PWD Limit		9,10,11		25	Mbps
			M,D,P,L,R	9		25	Mbps
Propagation Delay	t _{PHL} , t _{PLH}	50% input to 50% c	output	9,10,11	29	66	ns
			M,D,P,L,R	9	29	66	ns
Pulse Width Distortion	PWD	tplh – tPhl		9,11		5	ns
				10		9	
			M,D,P,L,R	9		5	ns
Pulse Width	PW	Within PWD limit		9,10,11	40		ns
			M,D,P,L,R	9	40		ns
Propagation Delay Skew <u>2</u> /, <u>3</u> /, <u>4</u> /	t PSK			9,10,11		10	ns
Pulse Width Distortion	ΔPWD			10,11		43	ps/°C
Change vs. Temperature <u>3</u> /							
Channel Matching	t pskcd			9,10,11		5	ns
Codirection			M,D,P,L,R	9		5	ns
Channel Matching	t pskod			9,10,11		7	ns
Opposing-Direction			M,D,P,L,R	9		7	ns
SUPPLY CURRENT							
Dynamic Supply Current	DD1(D)	F = 2MBPS, 10MBP	S, 25MBPS	4		13	mA
				5,6		14	
			M.D.P.L.R	4		13	mA
	(D)2(D)	F = 2MBPS, 10MBPS	5, 25MBPS	4.5		13	mA
	-002(0)	,,	,	6		15	
			M.D.P.L.R	4		13	mA
Quiescent Supply				1.2.3		24	mA
Current	•DD1(Q)		M.D.P.L.R	1		2.1	mA
	0)200		,_,.,_,	1.2		2.3	mA
	·DD2(Q)			3		2.4	mA
			MDPLR	1		2.1	mA
						2.5	110.3
Logic High Input	VIH	7/		1.2.3			V
Threshold		-	M.D.P.L.R	1			V
Logic low Input Threshold	VIL	7/	,_,.,_,.	1.2.3	ETT EBX	0.3 VDDx	V
		-	M,D,P,L,R	1		0.3 V _{DDx}	V
Logic High Output	VOH	$I_{Ox} = -20 \ \mu A$, $VIx = V$	/ _{IxH} <u>5</u> /, <u>6</u> /, <u>7</u> /	1,2,3	$V_{DDx} - 0.1$		V
Voltages			M,D,P,L,R	1	V _{DDx} - 0.1		V
		$I_{Ox} = -4 \mu A$, $VIx = V_b$	н 5/, 6/,7/	1,2,3	$V_{DDx} - 0.4$		V
		•••	M,D,P,L,R	1	$V_{DDx} - 0.4$		V
Logic Low Output	VOL	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$	5/,6/,7/	1,2,3		0.1	V
Voltages			M,D,P,L,R	1		0.1	V
		$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$	<u>5/,6/,7/</u>	1,2,3		0.4	V
			M,D,P,L,R	1		0.4	V
Input Leakage Current per	l _{IH}	$V_{Ix} = V_{DDx} 5/, 6/, 7/$	·	1,2,3	-10	+10	μΑ
Channel			M,D,P,L,R	1	-10	+10	μA
	Ι _{IL}	$V_{Ix} = 0V \ \underline{5}/, \underline{6}/, \underline{7}/$		1,2,3	-10	+10	μA
			M,D,P,L,R	1	-10	+10	μA

TABLE IB – ELECTRICAL PERFORMANCE CHARACTERISTICS – 3.3V OPERATION

					A	DuM744
Parameter See notes at end of table	Symbol	Conditions <u>1</u> / Unless otherwise specified	Sub- Group	Limit Min	Limit Max	Units
AC CHARACTERISTICS						
Output Rise/Fall Time	t _R /t _F	10% to 90%	4		3	ns
<u>2/, 3/</u>			5		4	
			6		2.5	

TABLE IB NOTES:

 $1/T_A$ nom = 25°C, T_A max = 125°C, and T_A min = -55°C unless otherwise noted. Switching specifications are tested with CL = 15 pF, and CMOS signal levels, unless otherwise noted. V_{DDx} nom = 3.3 V, V_{DDx} max = 3.6V, V_{DDx} min = 3V

2/ Parameter is part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots.

3/ Parameter is not tested post irradiation

⁴/₄ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

 $5/V_{lx}$ refer to the voltage input signals of a given channel (A, B, C, or D).

6/ Iox refer to the output current of a given channel (A, B, C, or D).

 $\underline{7}/V_{DDx}$ refers to the power supply on either side of a given channel (A, B, C, or D).

							-
Parameter See notes at end of table	Symbol	Conditi Unless otherw	ons <u>1</u> / /ise specified	Sub- Group	Limit Min	Limit Max	Units
SWITCHING CHARACTERISTIC	S		-	-			
Data Rate	DR	Within PWD Limit		9,10,11		25	Mbps
			M,D,P,L,R	9		25	Mbps
Propagation Delay	t _{PHL} , t _{PLH}	50% input to 50%	output	9,11	30	55	ns
		·		10	30	57	
			M,D,P,L,R	9	30	55	ns
Pulse Width Distortion	PWD	tplh – tPhl	•	9,11		5	ns
				10		7	
			M.D.P.L.R	9		5	ns
Pulse Width	PW	Within PWD limit	,_,.,_,	9,10,11	40		ns
			M.D.P.L.R	9	40		ns
Propagation Delay Skew	tрsк		,_,.,_,	9,10,11		10	ns
2/, 3/, 4/	4 510			-,,			
Pulse Width Distortion	ΔPWD			10,11		40	ps/°C
Change vs. Temperature <u>3</u> /				,			
Channel Matching	t pskcd			9,10,11		5	ns
Codirection			M,D,P,L,R	9		5	ns
Channel Matching	t pskod			9,10		9	ns
Opposing-Direction				11		12	ns
			M,D,P,L,R	9		9	ns
SUPPLY CURRENT							
Dynamic Supply Current		F = 2MBPS, 10MB	PS. 25MBPS	4.5.6		20	mA
by name supply current	•DD1(D)			1,3,0		20	m/\
				4		20	mA
	DD2(D)	$\Gamma = ZWIDPS, TUWIDP$	-3, Z3IVIDF3	4,5		12	IIIA
				6		15	
Outer and Surral Comment			INI,D,P,L,K	4		12	mA
Quiescent Supply Current	DD1(Q)			1,2,3		3.8	mA mA
			INI,D,P,L,K	1.2		3.8	mA
	DD2(Q)			1,2		2.3	mA
				3		2.4	mA
			M,D,P,L,R	1		2.3	mA
	1/11			1.2.2	0.71(
Logic High input Threshold	VIH	<u></u>		1,2,3	0.7 V _{DDx}		V
	1.01	7/	INI,D,P,L,K	122	0.7 V _{DDx}	0.214	V
Logic low input inreshold	VIL	<u></u>		1,2,3		0.3 VDDx	V
	VOU	1 20 A M		122	N/ 0.1	0.3 VDDx	V
Logic High Output voltages	VOH	$I_{0x} = -20 \ \mu A, VIX =$	VixH <u>5</u> /, <u>6</u> /, <u>/</u> /	1,2,3	$V_{DDx} - 0.1$		V
			M,D,P,L,R	1	$V_{DDx} - 0.1$		V
		$I_{Ox} = -4 \ \mu A$, $VIx = 1$	/ _{Iхн <u>5</u>/, <u>6/,7</u>/}	1,2,3	$V_{DDx} - 0.4$		V
			M,D,P,L,R	1	$V_{DDx} - 0.4$		V
Logic Low Output Voltages	VOL	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{Ix}$	x <u>L 5/, 6/,7/</u>	1,2,3		0.1	V
			M,D,P,L,R	1		0.1	V
		$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{Ix}$	1. <u>5/,6/,7/</u>	1,2,3		0.4	V
			M,D,P,L,R	1		0.4	V
Input Leakage Current per	Ін	$V_{Ix} = V_{DDx} \frac{5}{6}, \frac{6}{7}$		1,2,3	-10	+10	μA
Channel			M,D,P,L,R	1	-10	+10	μA
	Ι _{ΙL}	$V_{Ix} = 0V \ 5/, 6/, 7/$		1,2,3	-10	+10	μA
			M,D,P,L,R	1	-10	+10	μA

TABLE IC – ELECTRICAL PERFORMANCE CHARACTERISTICS – MIXED 5 V/3.3 V OPERATION

Parameter See notes at end of table	Symbol	Conditions <u>1</u> / Unless otherwise specified	Sub- Group	Limit Min	Limit Max	Units
AC CHARACTERISTICS						
Output Rise/Fall Time	t _R /t _F	10% to 90%	4		3	ns
<u>2</u> /, <u>3</u> /			5		4	
			6		2.5	

TABLE IC NOTES:

1/ TA nom = 25°C, TA max = 125°C, and TA min = -55°C unless otherwise noted. Switching specifications are tested with CL = 15 pF, and CMOS signal levels, unless otherwise noted. VpD1 nom = 5 V, VpD1 max = 5.5V, VpD1 min = 4.5V / VpD2 nom = 3.3 V, VpD2 max = 3.6V, VpD2 min = 3V

2/ Parameter is part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots.

3/ Parameter is not tested post irradiation

 $\frac{1}{4}$ / t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

 $5/V_{lx}$ refer to the voltage input signals of a given channel (A, B, C, or D).

 $6/I_{Ox}$ refer to the output current of a given channel (A, B, C, or D). $7/V_{DDx}$ refers to the power supply on either side of a given channel (A, B, C, or D).

Parameter	Symbol	Conditions <u>1</u> /	Sub-	Limit	Limit	Units
See notes at end of table		Unless otherwise specified	Group	IVIIN	Max	
			0 10 11		25	
Data Rate	DR		9,10,11		25	Mbps
		[M,D,P,L,R	9	21	25	Mbps
Propagation Delay	tphl, tplh	50% input to 50% output	9,10,11	31	60	ns
		M,D,P,L,R	9	31	60	ns
Pulse Width	PWD	t _{PLH} – tP _{HL}	9, 11		5	ns
Distortion			10		7	
	514	M,D,P,L,R	9		5	ns
Pulse Width	PW	Within PWD limit	9,10,11	40		ns
Duran time Dalar		M,D,P,L,R	9	40	10	ns
Propagation Delay Skew <u>2/,3/,4</u> /	t psk		9,10,11		10	ns
Pulse Width Distortion Change vs. Temperature <u>3</u> /	ΔPWD		10,11		33	ps/°C
Channel Matching	t pskcd		9,10,11		5	ns
Codirection		M,D,P,L,R	9		5	ns
Channel Matching	t pskod		9,10,11		9	ns
Opposing-Direction		M,D,P,L,R	9		9	ns
SUPPLY CURRENT					•	
Dynamic Supply	I _{DD1(D)}	F = 2MBPS, 10MBPS, 25MBPS	4,5		13	mA
Current			6		14.5	mA
		M.D.P.L.R	4		13	mA
	IDD2(D)	F = 2MBPS, 10MBPS, 25MBPS	4,5		20	mA
	,		6		22	mA
		M,D,P,L,R	4		20	mA
Quiescent Supply	IDD1(Q)		1,2,3		2.4	mA
Current		M,D,P,L,R	1		2.4	mA
	DD2(Q)	·	2		2.92	mA
			1,3		3.5	mA
		M,D,P,L,R	1		3.5	mA
DC CHARACTERISTICS						
Logic High Input	VIH	Ζ/	1,2,3	0.7 V _{DDx}		V
Threshold		M,D,P,L,R	1	0.7 V _{DDx}		V
Logic low Input	VIL	Z/	1,2,3		0.3 V _{DDx}	V
Threshold		M,D,P,L,R	1		0.3 V _{DDx}	V
Logic High Output	VOH	$I_{Ox} = -20 \ \mu A$, $VIx = V_{IxH} \ 5/, \ 6/, \ 7/$	1,2,3	V _{DDx} - 0.1		V
Voltages		M,D,P,L,R	1	V _{DDx} - 0.1		V
		$I_{Ox} = -4 \ \mu A, VIx = V_{IxH} \ \underline{5}/, \ \underline{6}/, \underline{7}/$	1,2,3	$V_{\text{DDx}} - 0.4$		V
		M,D,P,L,R	1	$V_{DDx} - 0.4$		V
Logic Low Output	VOL	$I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL} \underline{5}, \underline{6}, \underline{7}$	1,2,3		0.1	V
Voltages		M,D,P,L,R	1		0.1	V
		$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL} \underline{5}, \underline{6}, \underline{7}$	1,2,3		0.4	V
		M,D,P,L,R	1		0.4	V

TABLE ID – ELECTRICAL PERFORMANCE CHARACTERISTICS – MIXED 3.3 V/5 V OPERATION

Parameter See notes at end of table	Symbol	Conditions <u>1</u> / Unless otherwise specified		Sub-Group	Limit Min	Limit Max	Units
Input Leakage Current	Iн	$V_{Ix} = V_{DDx} 5/, 6/, 7/$		1,2,3	-10	+10	μA
per Channel			M,D,P,L,R	1	-10	+10	μA
	IIL	V _{Ix} = 0V <u>5</u> /, <u>6</u> /, <u>7</u> /		1,2,3	-10	+10	μA
			M,D,P,L,R	1	-10	+10	μA
AC CHARACTERISTICS							
Output Rise/Fall Time	t _R /t _F	10% to 90%		4		3.5	ns
<u>2</u> /, <u>3</u> /				5		4.5	
				6		3	

TABLE ID NOTES:

 $\frac{1}{T_A}$ nom = 25°C, T_A max = 125°C, and T_A min = -55°C unless otherwise noted. Switching specifications are tested with CL = 15 pF, and CMOS signal levels, unless otherwise noted. V_{DD1} nom = 3.3 V, V_{DD1} max = 3.6V, V_{DD1} min = 3V / V_{DD2} nom = 5 V, V_{DD2} max = 5.5V, V_{DD2} min = 4.5V

2/ Parameter is part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots.

3/ Parameter is not tested post irradiation

<u>4</u>/ tPSK is the magnitude of the worst-case difference in tPHL or tPLH that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

5/ Vix refer to the voltage input signals of a given channel (A, B, C, or D).

6/ lox refer to the output current of a given channel (A, B, C, or D).

 $\underline{7}/V_{DDx}$ refers to the power supply on either side of a given channel (A, B, C, or D).

TABLE IE – ELECTRICAL PERFORMANCE CHARACTERISTICS- INSULATION AND SAFETY-RELATED SPECIFICATIONS

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage $\underline{1}$ /, $\underline{2}$ /, $\underline{3}$ /	lso	200	Vpeak	1-minute duration
Maximum Continuous Working Voltage <u>1</u> /, <u>2</u> /, <u>3</u> /	CWV	100	Vpeak	Continuous voltage magnitude imposed across the isolation barrier. AC Bipolar
Resistance (Input-to-Output) <u>4</u> /	Ri-o	10 ¹²	Ω	

TABLE IE NOTES:

1/ Parameter is part of device initial characterization which is only repeated after design and process changes or with subsequent wafer lots.

2/ Parameter is not tested post irradiation

3/ Operation at this high voltage can lead to shortened isolation life. Continuous working voltage exceeding the rated value may cause permanent damage.

4/ The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together and Pin 9 through Pin 16 are shorted together.





ASD0016550 Rev. C | Page 11 of 20

V _{lx} Input ^{1/}	V _{DDI} State ^{2/}	V _{DDO} State ^{3/}	V _{ox} Output ^{1/}	Description
н	Powered	Powered	Н	Normal operation; data is high.
L	Powered	Powered	L	Normal operation; data is low.
x	Unpowered	Powered	Н	Input unpowered. Outputs are in the default high state. Outputs return to input state within 1 µs of VDDI power restoration. See the pin function descriptions (Figure 1) for more details.
x	Powered	Unpowered	Z	Output unpowered. Output pins are in high impedance state. Outputs return to input state within 1 μ s of VDDO power restoration. See the pin function descriptions (Figure 1) for more details.

Figure 3 - Truth Table (Positive Logic)

 $\frac{1}{V} VIx and VOx refer to the input and output signals of a given channel (A, B, C, or D).$ $\frac{2}{V} VDDI refers to the power supply on the input side of a given channel (A, B, C, or D).$ $\frac{3}{V} VDDO refers to the power supply on the output side of a given channel (A, B, C, or D).$



Table IIA			
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)		
Interim Electrical Parameters	1		
Final Electrical Parameters	1, 2, 3, 4, 5, 6, 9, 10, 11 <u>1</u> / <u>2</u> /		
Group A Test Requirements	1, 2, 3, 4, 5, 6, 9, 10, 11		
Group C end-point electrical parameters	1, 2, 3, 4, 5, 6, 9, 10, 11 <u>2</u> /		
Group D end-point electrical parameters	1, 2, 3, 4, 5, 6, 9, 10, 11		
Group E end-point electrical parameters	1, 4, 9 <u>3</u> /		

TABLE IIA – ELECTRICAL TEST REQUIREMENTS:

Table IIA Notes:

<u>1</u>/ PDA applies to Table I subgroup 1 and Table IIB delta parameters.
 <u>2</u>/ See Table IIB for delta parameters
 <u>3</u>/ Parameters noted in Table I are not tested post irradiation.

Table IIB					
Parameter	Symbol	Delta	Units		
IDD1 Dynamic Supply Current VDD1=VDD2=5V, 25MBPS	IDD1(D)	±1.0	mA		
IDD2 Dynamic Supply Current VDD1=VDD2=5V, 25MBPS	DD2(D)	±0.5	mA		
IDD1 Quiescent Supply Current VDD, VDD1=VDD2=5V	IDD1(Q)	±0.2	mA		
IDD2 Quiescent Supply Current VDD, VDD1=VDD2=5V	DD2(Q)	±0.1	mA		
Input Current, VDD1=VDD2=5V, V _{Ix} = 0V	h	±0.5	μΑ		
Input Current, VDD1=VDD2=5V, V _{Ix} = 5V	h	±0.5	μΑ		
Logic High Output Voltages	VOH	±0.8	V		
Logic Low Output Voltages	VOL	±7	mV		

TABLE IIB – LIFE TEST/BURN-IN DELTA LIMITS (VDD1 = VDD2 = 3.0V and VDD1 = VDD2 = 5.5V, F=25MHz)

ASD0016550 Rev. C | Page 13 of 20

5.0 Burn-In Life Test, and Radiation

- 5.1. Burn-In Test Circuit, Life Test Circuit
 - 5.1.1.The test conditions and circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 test condition D of MIL –STD-883.
 - 5.1.2.HTRB is not applicable for this drawing.
- 5.2. Radiation Exposure Circuit
 - 5.2.1. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A.

6.0 MIL-PRF-38535 QMLV Exceptions

6.1. Wafer Fabrication

Wafer fabrication occurs at MIL-PRF-38535 QML Class Q certified facility.

6.2. Wafer Lot Acceptance (WLA)

Full WLA per MIL-STD-883 TM 5007 is not available for this product. SEM inspection per MIL-STD-883 TM2018 is not applicable to the ADuM7442. The wafer fabrication process is manufactured using planarized metallization.

7.0 Application Notes

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3 V Operation



Figure 6. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)

ASD0016550 Rev. C| Page 14 of 20



Figure 7. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)



Figure 8. Typical ADuM7442 V_{D01} or V_{D02} Supply Current vs. Data Rate for 5 V and 3 V Operation

PC BOARD LAYOUT

The ADuM7442 digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 9). A total of four bypass capacitors should be connected between Pin 1 and Pin 2 for V_{DD1A}, between Pin 7 and Pin 8 for V_{DD1B}, between Pin 9 and Pin 10 for V_{DD2B}, and between Pin 15 and Pin 16 for V_{DD2A}. Supply V_{DD1A} Pin 1 and V_{DD1B} Pin 7 should be connected together and supply V_{DD2B} Pin 10 and V_{DD2A} Pin 16 should be connected together. The capacitor values should be between 0.01 µF and 0.1 µF. The total lead length between both ends of the capacitor and the power supply pin should not exceed 20 mm.



Figure 9. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, users should design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage. See the AN-1109 Application Note for board layout guidelines.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-to-output propagation delay time for a high-to-low transition may differ from the propagation delay time of a low-to-high transition. See Figure 4.

Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM7442 component. Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM7442 components operating under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder using the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1 μ s, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 5 μ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default high state by the watchdog timer circuit. The magnetic field immunity of the ADuM7442 is determined by the changing magnetic field, which induces a voltage in the transformer's receiving coil large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM7442 is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta / dt) \sum \pi rn2; n = 1, 2, ..., N$$

where:

 β is magnetic flux density (gauss).

rn is the radius of the nth turn in the receiving coil (cm).

N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM7442 and an imposed requirement that the induced voltage be, at

most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field at a given frequency can be calculated. The result is shown in Figure 10.



Figure 10. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.5 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurred during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

ASD0016550 Rev. C| Page 16 of 20

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM7442 transformers. Figure 11 shows these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM7442 is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted previously, a 1.2 kA current would have to be placed 5 mm away from the ADuM7442 to affect the operation of the component.



Figure 11. Maximum Allowable Current for Various Current-to-ADuM7442 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces can induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM7442 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$I_{\text{DDI}} = I_{\text{DDI}(Q)}$	f ≤ 0.5 fr
$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$	f > 0.5 f _r
For each output channel, the supply current is given by	
$I_{DDO} = I_{DDO(Q)}$	f ≤ 0.5 fr
$I_{DDO} = (I_{DDO (D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO (Q)}$	f > 0.5 fi
where:	

I_{DDI (D)}, I_{DDO (D)} are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

fr is the input stage refresh rate (Mbps).

I_{DDI (Q)}, I_{DDO (Q)} are the specified input and output quiescent supply currents (mA).

To calculate the total V_{DD1} and V_{DD2} supply current, the supply currents for each input and output channel

ASD0016550 Rev. C | Page 17 of 20

corresponding to V_{DD1} and V_{DD2} are calculated and totaled. Figure 5 and Figure 6 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 7 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 8 show the total V_{DD1} and V_{DD2} supply current as a function of data rate for the ADuM7442.

8.0 Package Outline Dimensions



Figure 12. 16-Lead Bottom Brazed Flatpack Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADuM7442R703F	–55°C to +125°C	16 Lead Bottom Brazed Flat Pack	CDFP4-F16

9.0 Revision History

Revision History				
Rev	Description of Change	Date		
А	Initial Release	7/29/2016		
В	Format compliance changes	8/10/2016		
С	Add lead finish and specify terminal connection of metal lid	01/03/2018		

© 2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Printed in the U.S.A. 01/18



www.analog.com

ASD0016550 Rev. C| Page 20 of 20