ANALOG DEVICES

Hybrid Video Low Glitch D/A Converter

HDD Series

HDD SERIES FUNCTIONAL BLOCK DIAGRAM

Ultra Fast 10ns Settling Time to 0.2% (HDD-0810) 15ns Settling Time to 0.1% (HDD-1015) Internal Monolithic Reference Low 200pV-sec Glitch Energy Single -5.2V Power Supply Available Screened to MIL-STD-883 Designed for General Output Compatibility with EIA Standards RS-170 and RS-343, including 10% Brightness Complete Composite Inputs (HDD-0810C, HDD-1015C)

APPLICATIONS

FEATURES

Rafter Scan and Vector Graphic Displays TV Video Reconstruction Ultra Fast Current or Voltage Output DAC Analytical Instrumentation Digital VeOs


GENERAL DESCRIPTION

The HDD-0810 and HDD-1015 combine state-of-the-art technology with the latest active laser trimming techniques to achieve the world's fastest 8- and 10-bit voltage output digitalto-analog converters of their type.

se in

Containing input registers and an ultra stable monolithic internal reference, the HDD-0810 8-bit D/A converter settles to within 0.2% in 10ns, while the 10-bit version HDD-1015 settles to within 0.1% in only 15ns. They are compatible with standard ECL logic levels. The 75 Ω output impedance allows them to drive 75 Ω cables or filters directly, without costly external output drivers. This feature assures that a full one volt is available at the load, since the D/A output is a minimum of 27mA (HDD-1015). Additionally, these D/As are monotonic over the full operating temperature range of -25°C to +85°C (metal case versions), or 0 to +70°C for the commercial style glass-ceramic package, and require only a single -5.2V supply for operation.

The HDD-0810C and HDD-1015C combine all of the above features with full composite input capability, which allows operation directly with raster scan/output video display systems. These controls include Composite Sync, Blanking, Setup and a 10% Brightness input which gives the user digital control of the picture's intensity. Further, the HDD Series D/A converters contain provisions for external adjustments to optimize differential phase and gain, critical considerations in composite color video applications.



TIME IS MEASURED FROM 50% TRANSITION POINT OF THE STROBE WITH INPUT DATA LINES DESKEWED AND 75 Ω LOAD. VOLTAGE OUTPUT. INHERENT DELAY OF INTERNAL REGISTER (3ns) HAS BEEN DISREGARDED.

HDD Series D/A Converters Accuracy vs. Settling Time

SPECIFICATIONS (typical @ +25°C with nominal power supplies and 75Ω output load unless otherwise noted)

MODEL	UNITS	HDD-0810	HDD-0810C	HDD-1015	HDD-1015C
RESOLUTION FS = FULL SCALE	Bits	8	8	10	10
LSB WEIGHT (Current)	μA	106	67	27	17
LSB WEIGHT (Voltage)	mV	4	2.5	1	0.625
ACCURACY ¹	±% of FS	0.1		0.05	
ACCURACY	±% of GS	0.1	0.1	0.00	0.05
Linearity	±μA	26.5	17	13	8.5
Monotonicity		Guaranteed	•	•	•
Zero Offset (Initial)	mV	-1.4	•	1. S.	*
TEMPERATURE COEFFICIENTS					
Linearity	ppm/°C	5	•	•	•
Zero Offset	ppm/°C	1		•	•
Gain	ppm/°C	80	•	•	•
STROBE INPUT					
Logic Compatibility		ECL	•	*	•
Logic Voltage Levels "1" =	v	-0.9			
(Positive Logic) "0" =	v	-1.7			
Logic Loading		50pF and 5kΩ to -5.2V	•		
Set-Up Time (Data)	ns	2.5 min	•	•	
Hold Time (Data)	ns	1.5 min	•	•	•
Propagation Delay	ns	3	•	• . • . •	•
REFERENCE BLACK AND		- 1 - 1			
REFERENCE WHITE INPUTS ²		See Note 2	•		•
Logic Compatibility		SCL	•	•	•
Logic Voltage Levels "1" =	* (~	-0.9	•	•	•
	v (-1.7	•	•	•
Logic Loading		50pF and 5k Ω	5pF and 50kΩ	50pF and 5k Ω	5pF and 50k Ω
	$/ \sim$	to -5.2V	-*-/-/	•	•
DATA INPUTS	\sim				
Logic Compatibility	$\langle -$	ECL			
Logic Voltage Levels "1" =	v	0.9			*
(Positive Logic) "0" =	v	-1.7	/ / / / =	\sim 7	~ 1
Logic Loading (Each Bit)		5pF and 50k9 to -5.2V	1 - 1 -	1	
Coding (See Table)		Complementary Binary	- 1	- /	
county (our rabie)		(CBN)			/* / <u> </u>
COMPOSITE SYNC INPUT				\neg	
Logic Compatibility		N/A	ECL	N/A	ECL
Logic Voltage Levels "1" =	v	N/A	-0.9	N/A	-0.9
"0" =	v	N/A	-1.7	N/A	-1.7
Logic Loading for Logic "1"		N/A	5pF, +7.6mA	N/A	5pF, +7.6mA
Logic "0"		N/A	5pF, -50µA	N/A	5pF, -50µA
COMPOSITE BLANKING AND					
10% BRIGHT INPUTS					201
Logic Compatibility		N/A	ECL	N/A N/A	ECL -0.9
Logic Voltage Levels "1"	v v	N/A N/A	-0.9 -1.7	N/A N/A	-1.7
Logic Loading		n/A	5pF and 50k Ω	IU/A	5pF and 50k Ω
		N/A	to -5.2V	N/A	to -5.2V
SETUP CONTROL		-			
Ground	mV	0 (0 IRE Units)		•	
Open	mV	71 (10 IRE Units)		:	
	mV	142 (20 IRE Units)	-		
OUTPUT ³				0	0
Current Voltage ⁴	mA	0 to -27.2	0 to -17	0 to -27.3 0 to -1.023	0 to -17.05 0 to -0.639375
Voltage ⁴ Compliance	V (±1%) V	0 to -1.020 +1.1 to -1.1	0 to -0.6375	*	*
Internal Impedance	ν Ω(±5%)	75	•	•	•
OUTPUT - COMPOSITE SYNC	,,				
Current	mA (±5%)	N/A	0 or -7.6	N/A	0 or -7.6
Voltage	mV (±5%)	N/A	0 or -286	N/A	0 or -286
OUTPUT – 10% BRIGHT		1	аналанан алан алан алан алан алан алан		
	mA (±5%)	N/A	0 or -1.9	N/A	0 or -1.9
Current			0 or -71	N/A	0 or -7.1
Current Voltage	mV (±5%)	N/A	001 11		
Voltage	mV (±5%)	N/A	001 11		
Voltage OUTPUT - COMPOSITE	mV (±5%)	N/A			
	mV (±5%) mA (±1%)	N/A	0, -17.0, -18.9, or -20.8	N/A	0, -17.05, -18.95, or -20.85

MODEL	UNITS	HDD-0810	HDD-0810C	HDD-1015	HDD-1015C
SPEED PERFORMANCE - FULL			1		
SCALE OR GRAY SCALE OUTPUT					
Settling Time (Voltage) ⁶	ns (to % FS)	10 (0.2)		15 (0.1) ·	
	or (to %GS)		10 (0.2)		15 (0.1)
Slew Rate	V/µs	200	•	•	•
Update Rate ⁷	MHz	100	100 -	67	67
Rise Time	ns	4	•	•	•
Glitch Energy ⁸	pV-s v	200	•	•	•
SPEED PERFORMANCE -					
CONTROL INPUTS					
Settling Time to 10% of					
Final Value for:					
Composite Sync	ns	N/A	10	N/A	10
Composite Blanking	ns	N/A	10	N/A	10
Reference White	ns	N/A	10	N/A	10
Reference Black	ns	N/A	10	N/A	10
10% Bright	ns	N/A	10	N/A	10
POWER REQUIREMENTS				- 12	
-5.2V ±0.25V	mA	380	390	450	450
Power Supply Sensitivity	%/%	0.04/1	•		•
Reference		Monolithic, Internal	•	•	•
TEMPERATURE RANGE					
Operating, Glass Case	°C Case	0 to +70		•	
Operating, Metal Case ("M")	°C Case	-25 to +85			
Storage	L'IC	-35 to +125	•		
ATRC?		-50 10 1125			
MN BF			$\backslash \neg$	•	
Mean Time Between Failure	hours	>300,000	-\ <i>]</i>		2
PACKAGE OPTIONS ¹⁰		HY32A		HY32C	
NOTES					
¹ Accuracy is relative to full scale (FS) for ² Reference White on models HDD-0810,	-1015 a logic "	or plative to gray scale (GS)	will produce all "0" code 0 kolts	d includes linearity.	
on Pin 29 Reference White will produce			in product an o code o rotal	output, a logic	
On models HDD-0810C, 1015C a logic "			1 "1" code 0 volts output: a logie	"0" on Pin 29	
Reference White will produce all "0" co				\sim	
³ The output is shown for full scale (FS) for	or binary version	s, and for full gray scale (GS)	for Composite ("C") versions.		
⁴ The difference between the full-scale out					
value of 2.5mV for ease of calibration. T				5.	
⁵ The three currents and voltages correspond ⁶ Worst case settling time includes FS and				unt the insue	
registers (50% point of Strobe to 50% po					
for straight versions, and settling time to					
⁷ The update rates shown are limited by a					
operated up to 125MHz with settling tim					· · · · · · · · · · · · · · · · · · ·
⁸ Reducible to less than 100pV-s with app					· · · · ·
⁹ Calculated for HDD-1015CMB using MII	L Handbook 217	. Ground: Fixed Temperature	$Case = 60^{\circ}C.$		
¹⁰ See Section 19 for package outline inform Specifications same as for HDD-0810.	mation.				
Specifications subject to change without n	otice		PIN	DESIGNATIO	ONS
specifications subject to change without n	ouce.		A 44 1		

Specifications subject to change without notice.

ORDERING NOTE

1. To order devices with hermetically sealed metal cases, add "M" suffix to part number.

Example: HDD-0810CMB

DESIGNATIONS

PIN	FUNCTION
1	GROUND
2	DEGLITCH BIT 1
3	BIT 1 (MSB)
4	BIT 2
5	DEGLITCH BIT 2
6	DEGLITCH BIT 3
7	BIT 3
	BIT 4
9	BIT 5
10	STROBE
11	BIT 6
12	BIT 7
13	BIT 8
14	BITS
15	BIT 10 (LSB)
16	GROUND
. 17	-5.2V
18	GROUND
19	GROUND
20	GROUND
21	GROUND
22	GROUND
23	OUTPUT
24	GLITCH ADJUST
25	COMPOSITE SYNC
28	SETUP
27	COMPOSITE BLANKING
28	10% BRIGHT
29	REFERENCE WHITE
30	REFERENCE BLACK
31	GROUND
32	-5.2V

ON TH ARE N HDD-0 NOT U ARE C -22

APPLICATIONS INFORMATION

"HIGH-SPEED LOW-GLITCH OPERATION SUGGESTIONS

The HDD Series D/As offer the highest available speed. However, with this speed performance, certain precautions and operation conditions should be considered.

- The D/A converter should be provided with a very low impedance grounding system to very high frequencies. A large ground plane is a must.
- 2. Low frequency bypassing should be provided with a 1μ F (or larger) tantalum capacitor mounted between the -5.2V supply line and ground near the D/A.
- 3. High frequency bypassing should be provided by ceramic capacitors of 0.1μ F or larger mounted within 0.25 inches of Pins 17 and 32 to ground (see Figure 1).
- 4. The threshold of the internal current switches can be optimized for low glitch energy by the addition of an external potentiometer connected to Pin 24 of the D/A (see Figure 1). This potentiometer is adjusted for minimum glitch energy as shown in Photo 2.

If required, variable capacitors can be added to "deskew" the most significant bits for lowest glitch—although this is not usually required in many applications. These capacitors are added as shown in Figure 1 (C1-3). They are adjusted in conjunction with the glitch adjust pot for minimum glitch energy as shown in Photo 2.

In composite television applications, CI 3 are adjusted for best differential phase performance, and the glitch adjust is adjusted for best differential gain performance. These may tend to interact, so going back and forth between adjustments may be required.

5. Standard 32-pin sockets should be avoided. Individual "pin sockets" are most suited for evaluating devices, as lead inductance is reduced. In final designs, the D/As should be soldered directly into the printed circuit board without sockets.

GAIN ADJUSTMENT

The HDD Series D/As are actively laser-trimmed to provide a voltage into exactly 75Ω which is an even binary multiple; i.e., the HDD-0810 has an LSB of 4mV and the HDD-1015 has an LSB of 1mV. This makes the full-scale output slightly greater than one volt. If an output of exactly one volt is required—such as for TV reconstruction—a 2k potentiometer may be placed across the output of the D/A for gain adjustment. For a one volt output, the adjusted value of this pot will be about 1500Ω (see Figures 1 and 5).




Figure 1. HDD-0810, HDD-1015C Typical Hook-Up Circuit

ULTRA-LOW GLITCH OPERATION

For extremely low glitch requirements (<50 - 100 PV-s), an HTS-0025 Track-and-Hold is recommended as a deglitcher (see Figure 2). The duration of the HDD Series D/A glitch is approximately 10ns. The hold time of the HTS-0025 should be at least 15ns to mask out" the glitch. The minimum acquisition time of the HTS-0025 for 0.1% accuracy is 30ns. This implies that the circuit of Figure 2 can be operated up to 22MHz and still maintain 10-bit accuracy. For 0.2% accuracy, the acquisition time for the T&H can be reduced to 25ns, allowing the circuit to operate to 25MHz. This discussion assumes that the D/A will be required to slew full scale (one volt) between adjacent samples. In practice, the sample-tosample variation is less than full scale depending on the amount of oversampling. In a practical situation, therefore, 10-bit accuracy should be achievable at 25MHz update rates.




Figure 2. HTS-0025 Track and Hold Used as a Deglitcher (Update \approx 20MHz)

HDD-0810C/HDD-1015C

CHARACTERISTICS OF HDD-1015C [0810C] VIDEO DACS **DEFINITION OF VIDEO TERMS** COMPOSITE VIDEO SIGNAL **BLANKING LEVEL** 1024 [256] gray levels plus blanking and sync levels The level separating the SYNC portion from the Video portion of the waveform. Usually referred to as the STEP SIZE Front Porch of Back Porch. At 0 IRE Units, it is the 0.625mV [2.5mV] level which will shut off the picture tube, resulting **GRAY SCALE RANGE** in the blackest possible picture. 0.643V Peak to Peak COLOR VIDEO (RGB) SETUP CONTROL This usually refers to the technique of combining the User programmable in three levels three primary colors of Red, Green, and Blue to produce **IRE Units** color pictures within the usual spectrum. In RGB monimV tors, three HDD "C" Series DACs would be required, 1. Input Grounded 0 0 one for each color. 2. Input Open 71 10 COMPOSITE SYNC SIGNAL (SYNC) 3. Input @ -5.2V 142 20 The position of the composite video signal which syn-**REFERENCE WHITE LEVEL** chronizes the scanning process. **OV** Absolute COMPOSITE VIDEO SIGNAL relative to blanking level with 100/IRE The video signal with or without setup, plus the comstandard setup; 0.6 43V relative to Reference Black) posite SYNC signal. INPUT F DIG)R VH TE LEVEL **GRAY SCALE** (11111 11 1 A 01 The discrete levels of video signal between Reference S1 REFE HITE B CK Black and Reference White levels. A 10-bit DAC con-Overrides Video Input Word tains 1,024 different levels, while an 8-bit DAC con-A logic 0 on Pin 30 (reference the 256 ains to reference black level of -643mV A logic 0 on Pin 29 (Reference White) will drive R SCAN RAST put to reference white level of 0 volts absolute. The most basic method of sweeping a CRT one line at a generate and display images. This method is time to **REFERENCE BLACK LEVEL** ed commercial television in the USA. -0.643V Absolute; +71mV (10 IRE Units) REF ENCE BLAC VEL Relative to blanking level with standard setup. The maximum ative pola ne rity amplitud of the video DIGITAL INPUT FOR REFERENCE BLACK signal. All zeroes (000000000) **REFERENCE WHITE LEVEL** COMPOSITE BLANKING LEVEL The maximum positive polarity amplitude of the video -0.714V Absolute, (0 IRE Units) with standard setup. signal. COMPOSITE BLANKING INPUT - PIN 271 SETUP Logic 0 on Pin 27 resets input register to 0000000000. The difference between the Reference Black level and the and causes output voltage to go negative by the amount blanking level. This should not be confused with setup as of setup voltage with respect to the all "0" output voltage. used with digital logic. COMPOSITE SYNC LEVEL SYNC LEVEL -1.0V Absolute with standard setup. The peak level of the composite SYNC signal. -0.286V (-40 IRE Units) relative to blanking level VIDEO SIGNAL (Back Porch). That portion of the composite video signal which varies **COMPOSITE SYNC INPUT - PIN 25** in gray scale levels between Reference White and Refer-Logic 0 resets input register to 0000000000, and the ence Black. Also referred to as the picture signal, this is output voltage goes negative by 0.286V. the portion which may be visually observed. 10% BRIGHT - PIN 28 NOTE Logic "0" causes output voltage to go positive by 71mV. Reference White (Pin 29) should not be activated at the same time as STROBE - PIN 10 composite blanking (Pin 27) or Reference Black (Pin 30). Logic "0" to Logic "1" transition clocks input register. RSOLUTE OUTPUT IRE 10% BRIGHT LEVEL +100 -71mV REFERENCE WHITE LEVEL (Vrw GRAY SCALE GENERATED BY INPUT COD WITH STANDARD SETUP (10 IRE) EITHER 256 OF REFERENCE BLACK +10 -714mV LEVEL (V.L SETUP

BACK

PORTION

VIDEO

1100 10100 0

0 _785mV


-40 -1071mV

COMPOSITE BLANKING

LEVEL (Vb)

SYNC LEVEL (Vg)

100 IRE UNITS - 714m






Photo 1. Full Scale Rise Time vs. Strobe

Figure 4. HDD-0810; HDD-1015 Block Diagram




Figure 5. HDD-0810, HDD-1015 Typical Hook-Up Circuit

HDD-0810C, HDD-1015C Output Waveform

ANALOG OUTPUT WITH 75 Ω LOAD						
Digital Input	HDD-0810	HDD-0810C	HDD-1015	HDD-1015C		
111 111	0	0	0	0		
111 110	-4mV	-2.5mV	-1mV	-0.625mV		
110 000	-252mV	-157.5mV	-255mV	-159.375mV		
101 111	-256mV	-160mV	-256mV	-160mV		
100 111	-508mV	-317.5mV	-511mV	-319.375mV		
011 111	-512mV	-320mV	-512mV	-320mV		
010 000	-764mV	-477.5mV	-767mV	-479.375mV		
001 111	-768mV	-480mV	-768mV	-480mV		
000 001	-1016mV	-635mV	-1022mV	-638.75mV		
000 000	-1020mV	-637.5mV	-1023mV	-639.375mV		

Coding Table