


## DICE SPECIFICATION

### LT1714 Dual, 7ns, Low Power, 3V/5V/±5V Rail-to-Rail Comparator

#### PAD FUNCTION

### **DIE CROSS REFERENCE**



90mils × 40mils, 12mils thick. Backside metal: GOLD Backside potential: V<sup>-</sup>

1.	–IN A
2.	+IN A
3.	V-
4.	V+
5.	V+
6.	V-
7.	+IN B
8.	–IN B
9.	LATCH ENABLE B
10.	GND
11.	QB
12.	<b>Q</b> B
13.	<u>Q</u> A
14.	Q A
15.	GND
	····

16. LATCH ENABLE A

Finished	Order	
Part Number	Part Number	
LT®1714	LT1714DICE	

Please refer to ADI standard product data sheet for other applicable product information.

All registered trademarks and trademarks are the property of their respective owners.

# **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

Supply Voltage	
V <sup>+</sup> to V <sup>-</sup>	12.6V
V <sup>+</sup> to GND	12.6V
$V^-$ to GND	–10V to 0.3V
Differential Input Voltage	±12.6V

Latch Pin Voltage	7V
Input and Latch Current	±10mA
Output Current (Continuous)	±20mA
Junction Temperature	150°C
Storage Temperature Range	–65°C to 150°C

# DICE SPECIFICATION

# LT1714

# **DICE ELECTRICAL TEST LIMITS** $T_A = 25^{\circ}C$ . $V^+ = 2.7V$ or $V^+ = 5V$ , $V^- = 0V$ , $V_{CM} = V^+/2$ , $V_{LATCH} = 0.8V$ , $C_{LOAD} = 10pF$ , $V_{OVERDRIVE} = 20mV$ , unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V+	Positive Supply Voltage Range		2.4	7	V
V <sub>OS</sub>	Input Offset Voltage (Note 3)	$R_{S} = 50\Omega, V_{CM} = V^{+}/2$		4	mV
l <sub>0S</sub>	Input Offset Current			1	μA
I <sub>B</sub>	Input Bias Current (Note 4)		-7	2	μA
V <sub>CM</sub>	Input Voltage Range (Note 6)		-0.1	V <sup>+</sup> + 0.1	V
CMRR	Common Mode Rejection Ratio		60 57		dB dB
PSRR+	Positive Power Supply Rejection Ratio	$2.4V \le V^+ \le 7V$ , $V_{CM} = 0V$	65		dB
PSRR <sup>-</sup>	Negative Power Supply Rejection Ratio	$-7V \le V^- \le 0V$ , V <sup>+</sup> = 5V, V <sub>CM</sub> = 5V	65		dB
A <sub>V</sub>	Small-Signal Voltage Gain (Note 7)		1.5		V/mV
V <sub>OH</sub>	Output Voltage Swing HIGH (Note 5)	$I_{OUT} = 1mA$ , V <sup>+</sup> = 5V, V <sub>OVERDRIVE</sub> = 50mV $I_{OUT} = 10mA$ , V <sup>+</sup> = 5V, V <sub>OVERDRIVE</sub> = 50mV	V <sup>+</sup> - 0.5 V <sup>+</sup> - 0.7		V V
V <sub>OL</sub>	Output Voltage Swing LOW (Note 5)	I <sub>OUT</sub> = -1mA, V <sub>OVERDRIVE</sub> = 50mV I <sub>OUT</sub> = -10mA, V <sub>OVERDRIVE</sub> = 50mV		0.4 0.5	V V
I+	Positive Supply Current (Per Comparator)	$V^+ = 5V, V_{OVERDRIVE} = 1V$		6.5	mA
I-	Negative Supply Current (Per Comparator)	$V^+ = 5V, V_{OVERDRIVE} = 1V$		4.0	mA
V <sub>IH</sub>	Latch Pin High Input Voltage		2.4		V
V <sub>IL</sub>	Latch Pin Low Input Voltage			0.8	V
IIL	Latch Pin Current	V <sub>LATCH</sub> = V <sup>+</sup>		10	μA

## LT1714

# **DICE ELECTRICAL TEST LIMITS** $T_A = 25^{\circ}C$ . $V^+ = 5V$ , $V_- = -5V$ , $V_{CM} = 0V$ , $V_{LATCH} = 0.8V$ , $C_{LOAD} = 10pF$ , $V_{OVERDRIVE} = 20mV$ , unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V+	Positive Supply Voltage Range		2.4	7	V
V-	Negative Supply Voltage Range (Note 2)		-7	0	V
V <sub>OS</sub>	Input Offset Voltage (Note 3)	$R_S = 50\Omega, V_{CM} = 0V$		3	mV
l <sub>os</sub>	Input Offset Current			1	μA
I <sub>B</sub>	Input Bias Current (Note 4)		-7	2	μA
V <sub>CM</sub>	Input Voltage Range (Note 6)		-5.1	5.1	V
CMRR	Common Mode Rejection Ratio	$-5V \le V_{CM} \le 5V$	62		dB
PSRR+	Positive Power Supply Rejection Ratio	$2.4V \le V^+ \le 7V, V_{CM} = -5V$	68		dB
PSRR <sup>-</sup>	Negative Power Supply Rejection Ratio	$-7V \le V^- \le 0V$ , $V_{CM} = 5V$	65		dB
A <sub>V</sub>	Small-Signal Voltage Gain (Note 7)	$1V \le V_{OUT} \le 4V, R_L = \infty$	1.5		V/mV
V <sub>OH</sub>	Output Voltage Swing HIGH (Note 5)	$I_{OUT} = 1mA, V_{OVERDRIVE} = 50mV$ $I_{OUT} = 10mA, V_{OVERDRIVE} = 50mV$	4.5 4.3		V V
V <sub>OL</sub>	Output Voltage Swing LOW (Note 5)	$I_{OUT} = -1$ mA, $V_{OVERDRIVE} = 50$ mV $I_{OUT} = -10$ mA, $V_{OVERDRIVE} = 50$ mV		0.4 0.5	V V
l+	Positive Supply Current (Per Comparator)	V <sub>OVERDRIVE</sub> = 1V		7.5	mA
I-	Negative Supply Current (Per Comparator)	V <sub>OVERDRIVE</sub> = 1V		4.5	mA
V <sub>IH</sub>	Latch Pin High Input Voltage		2.4		V
V <sub>IL</sub>	Latch Pin Low Input Voltage			0.8	V
I <sub>IL</sub>	Latch Pin Current	V <sub>LATCH</sub> = V <sup>+</sup>		10	μA

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** The negative supply should not be greater than the ground pin voltages and the maximum voltage across the positive and negative supplies should not be greater than 12V.

**Note 3:** Input offset voltage ( $V_{OS}$ ) is defined as the average of the two voltages measured by forcing first one output, then the other to V<sup>+</sup>/2.

Note 4: Input bias current  $(I_B)$  is defined as the average of the two input currents.

**Note 5:** Output voltage swings are characterized and tested at  $V^+ = 5V$  and  $V^- = 0V$ . They are designed and expected to meet these same specifications at  $V^- = -5V$ .

**Note 6:** The input voltage range is tested under the more demanding conditions of  $V^+ = 5V$  and  $V^- = -5V$ . The LT1714 is designed and expected to meet these specifications at  $V^- = 0V$ .

**Note 7:** The LT1714 voltage gain is tested at  $V^+ = 5V$  and  $V^- = -5V$  only. Voltage gain at single supply  $V^+ = 5V$  and  $V^+ = 2.7V$  is guaranteed by design and correlation.

# DICE SPECIFICATION

## LT1714

Wafer level testing is performed per the indicated specifications for dice. Considerable differences in performance can often be observed for dice versus packaged units due to the influences of packaging and assembly on certain devices and/or parameters. Please consult factory for more information on dice performance and lot qualifications via lot sampling test procedures.

Dice data sheet subject to change. Please consult factory for current revision in production.

I.D.No. 66-13-1714

