



Precision, High Voltage, Gain Selectable Difference/Current Sense Amplifier

FEATURES

- Precision Gain: Up to 80V/V
- Input Common Mode Voltage Range: V⁻ to V⁻ + 76V
- 109dB Minimum CMRR (Gain = 10)
- 0.012% (120ppm) Maximum Gain Error (Gain = 10)
- 1ppm/°C Maximum Gain Error Drift
- 2ppm Maximum Gain Nonlinearity
- Wide Supply Voltage Range: 3.3V to 50V
- Rail-to-Rail Output
- 350µA Supply Current
- 65µV Maximum Op Amp Offset Voltage
- 650kHz –3dB Bandwidth (Gain = 10)
- Low Power Shutdown: 20µA
- Space-Saving MSOP and DFN Packages

APPLICATIONS

- High Side or Low Side Current Sensing
- Bidirectional Wide Common Mode Range Current Sensing
- High Voltage to Low Voltage Level Translation
- Industrial Data-Acquisition Front-Ends
- Replacement for Isolation Circuits
- Differential to Single-Ended Conversion

DESCRIPTION

The LT[®]1997-1 is a difference amplifier that can be used to amplify small differential signals while rejecting large common mode signals making it an ideal choice for current sense applications. It combines a precision operational amplifier with highly-matched resistors to form a one-chip solution to amplify and level shift voltages accurately using no external components. It comes with three standard pin-selectable gain options (10, 20 and 50), which can be further combined to form gains from 0.141 to 80 with accuracy of 0.012% (120ppm). The LT1997-1 also operates with input voltages between V⁻ and V⁻ + 76V (independent of V⁺), enabling robust operation in demanding industrial environments. Its excellent resistor matching results in a common mode rejection ratio of greater than 109dB (Gain = 10).

The resistors maintain their excellent matching over temperature; the matching temperature coefficient is guaranteed less than 1ppm/°C. The resistors are extremely linear with voltage, resulting in a gain nonlinearity of less than 2ppm.

The LT1997-1 is fully specified at 5V and \pm 15V supplies and from –40°C to 125°C. The device is available in space saving 16-lead MSOP and 4mm × 4mm DFN14 packages.

All registered trademarks and trademarks are the property of their respective owners.

TYPICAL APPLICATION




TABLE OF CONTENTS

Features	1
Applications	
Typical Application	
Description	1
Absolute Maximum Ratings	
Pin Configuration	
Order Information	
Electrical Characteristics	
Typical Performance Characteristics	9
Pin Functions	14
Block Diagram	
Applications Information	
Package Description	
Typical Application	30
Related Parts	

ABSOLUTE MAXIMUM RATINGS


(Note 1)

Supply Voltages (V ⁺ to V ⁻)60V
+INA, -INA, +INB, -INB,
+INC, -INC (Note 2)(V ⁻ + 80V) to (V ⁻ -0.3V)
REF, REF1, REF2 $(V^- + 60V)$ to $(V^ 0.3V)$
SHDN $(V^+ + 0.3V)$ to $(V^ 0.3V)$
Output Current (Continuous) (Note 6)50mA
Output Short-Circuit Duration
(Note 3)Thermally Limited

Temperature Range (Notes 4, 5)

LT1997I-1	40 to 85°C
LT1997H-1	40 to 125°C
Maximum Junction Temperature	150°C
Storage Temperature Range	65 to 150°C
MSOP Lead Temperature (Soldering,	10 sec) 300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	G* PACKAGE DESCRIPTION SPECIFIED TEMPERATURE	
LT1997IDF-1#PBF	LT1997IDF-1#TRPBF	19971	14-Lead (4mm × 4mm) Plastic DFN	–40°C to 85°C
LT1997HDF-1#PBF	LT1997HDF-1#TRPBF	19971	14-Lead (4mm × 4mm) Plastic DFN	-40°C to 125°C
LT1997IMS-1#PBF	LT1997IMS-1#TRPBF	19971	16-Lead Plastic MSOP	-40°C to 85°C
LT1997HMS-1#PBF	LT1997HMS-1#TRPBF	19971	16-Lead Plastic MSOP	-40°C to 125°C

*The temperature grade is identified by a label on the shipping container. Consult ADI Marketing for parts specified with wider operating temperature ranges. Parts ending with PBF are RoHS and WEEE compliant.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, $-40^{\circ}C < T_A < 85^{\circ}C$ for I-grade parts, $-40^{\circ}C < T_A < 125^{\circ}C$ for H-grade parts, otherwise specifications are at $T_A = 25^{\circ}C$. Difference Amplifier Configuration, $V^+ = 15V$, $V^- = -15V$, $V_{CM} = V_{OUT} = V_{REF} = V_{REF1} = V_{REF2} = 0V$. V_{CMOP} is the common mode voltage of the internal op amp.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
ΔG	Gain Error MS16 Package	$V_{OUT} = \pm 10V$ G = 10	•		±0.005	±0.012 ±0.014	%
		G = 20	•		±0.01	±0.022 ±0.028	%
		G = 50	•		±0.015	±0.038 ±0.04	% %
ΔG	Gain Error DF14 Package	$V_{OUT} = \pm 10V$ G = 10	•		±0.005	±0.017 ±0.019	% %
		G = 20	•		±0.01	±0.025 ±0.03	% %
		G = 50	•		±0.015	±0.051 ±0.053	% %
$\Delta G / \Delta T$	Gain Drift vs Temperature (Note 6)	V _{OUT} = ±10V	•		±0.2	±1	ppm/°C
GNL	Gain Nonlinearity	$V_{OUT} = \pm 10V$	•		±1	±2 ±3	ppm ppm
V _{OS}	Op Amp Offset Voltage (Note 9)	$V^- < V_{CMOP} < V^+ - 1.75V$	•		±20	±65 ±200	μV μV
$\Delta V_{OS} / \Delta T$	Op Amp Offset Voltage Drift (Note 6)	$V^- < V_{CMOP} < V^+ - 1.75V$			±0.5	±1.5	μV/°C
I _B	Op Amp Input Bias Current	V ⁻ + 0.25V < V _{CMOP} < V ⁺ - 1.75V	•	-5 -15	±2	5 15	nA nA
I _{OS}	Op Amp Input Offset Current	V ⁻ + 0.25V < V _{CMOP} < V ⁺ - 1.75V	•	3 10	±0.5	3 10	nA nA
R _{IN}	Input Impedance (Note 8)	Common Mode G = 10 G = 20 G = 50	•	69.3 66.1 64.2	82.5 78.75 76.5	95.7 91.4 88.8	kΩ kΩ kΩ
		Differential G = 10 G = 20 G = 50	•	25.2 12.6 5	30 15 6	34.8 17.4 7	kΩ kΩ kΩ
CMRR	Common Mode Rejection Ratio MS16 Package	G = 10, V _{CM} = -15V to +14.575V	•	109 107	126		dB dB
		G = 10, V _{CM} = -15V to +61V, +INC = -INC = 0V	•	84 82	98		dB dB
		G = 20, V _{CM} = -15V to +13.9125V	•	109 107	128		dB dB
		G = 50, V _{CM} = -15V to +13.515V	•	116 114	130		dB dB
CMRR	Common Mode Rejection Ratio	G = 10, V _{CM} = -15V to +14.575V	•	107 100	123		dB dB
		G = 10, V_{CM} = -15V to +61V, +INC = -INC = 0V	•	81 78	96		dB dB
		G = 20, V _{CM} = -15V to +13.9125V		107 102	124		dB dB
		G = 50, V _{CM} = -15V to +13.515V	•	111 107	125		dB dB

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, $-40^{\circ}C < T_A < 85^{\circ}C$ for I-grade parts, $-40^{\circ}C < T_A < 125^{\circ}C$ for H-grade parts, otherwise specifications are at $T_A = 25^{\circ}C$. Difference Amplifier Configuration, $V^+ = 15V$, $V^- = -15V$, $V_{CM} = V_{OUT} = V_{REF} = V_{REF1} = V_{REF2} = 0V$. V_{CMOP} is the common mode voltage of the internal op amp.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{CM}	Input Voltage Range (Note 7)	+INA/-INA +INA/-INA (+INC/-INC Connected to Ground) +INB/-INB +INC/-INC	• • •	-15 -15 -15 -15		14.575 61 13.9125 13.515	V V V V
∆R/R	$\frac{\Delta R}{R} = \frac{R_{REF1} - R_{REF2}}{\left(\frac{R_{REF1} + R_{REF2}}{2}\right)}$	Available in MS16 Package Only	•		±0.002	±0.006 ±0.008	% %
PSRR	Power Supply Rejection Ratio (Note 9)	$V_{S} = \pm 1.65V$ to $\pm 25V$, $V_{CM} = V_{OUT} = Mid-Supply$	•	114	124		dB
e _{ni}	Input Referred Noise Voltage Density	f = 1kHz G = 10 G = 20 G = 50			31 26 22		nV/√Hz nV/√Hz nV/√Hz
	Input Referred Noise Voltage	f = 0.1Hz to 10Hz G = 10 G = 20 G = 50			0.9 0.8 0.7		μV _{P-P} μV _{P-P} μV _{P-P}
V _{OL}	Output Voltage Swing Low (Referred to V ⁻)	No Load I _{SINK} = 5mA	•		30 280	150 500	mV mV
V _{OH}	Output Voltage Swing High (Referred to V ⁺)	No Load I _{SOURCE} = 5mA	•		30 400	150 900	mV mV
I _{SC}	Short-Circuit Output Current	$\begin{array}{c} 50\Omega \text{ to } V^+ \\ 50\Omega \text{ to } V^- \end{array}$	•	10 10	32 34		mA mA
SR	Slew Rate	$\Delta V_{OUT} = \pm 5V$	•	1.7	4		V/µs
BW	Small Signal –3dB Bandwidth	G = 10 G = 20 G = 50			650 500 300		kHz kHz kHz
t _S	Settling Time	$ \begin{array}{l} G = 10 \\ 0.1\%, \ \Delta V_{OUT} = 10V \\ 0.01\%, \ \Delta V_{OUT} = 10V \end{array} $			6.3 21.3		μs μs
		$ \begin{array}{l} {\sf G} = 20 \\ 0.1\%, \ \Delta V_{0UT} = 10V \\ 0.01\%, \ \Delta V_{0UT} = 10V \end{array} $			7.5 15.4		μs μs
		$ \begin{array}{l} {G} = 50 \\ 0.1\%, \ \Delta V_{OUT} = 10V \\ 0.01\%, \ \Delta V_{OUT} = 10V \end{array} $			8.6 23		μs µs
V _S	Supply Voltage		•	3 3.3		50 50	V V
t _{ON}	Turn-On Time				16		μs
V _{IL}	SHDN Input Logic Low (Referred to V ⁺)		•			-2.5	V
V _{IH}	SHDN Input Logic High (Referred to V ⁺)		•	-1.2			V
I _{SHDN}	SHDN Pin Current		•		-10	-15	μA
I _S	Supply Current	$\begin{array}{l} \mbox{Active, } V_{\overline{SHDN}} \geq V^{+} - 1.2V \\ \mbox{Active, } V_{\overline{SHDN}} \geq V^{+} - 1.2V \\ \mbox{Shutdown, } V_{\overline{SHDN}} \leq V^{+} - 2.5V \\ \mbox{Shutdown, } V_{\overline{SHDN}} \leq V^{+} - 2.5V \end{array}$	•		350 20	400 600 25 70	μΑ μΑ μΑ μΑ

ELECTRICAL CHARACTERISTICS temperature range, -40°C < T_A < 85°C for I-grade parts, -40°C < T_A < 125°C for H-grade parts, otherwise specifications are at T_A = 25°C. Difference Amplifier Configuration, V⁺ = 5V, V⁻ = 0V, V_{CM} = V_{OUT} = V_{REF} = V_{REF1} = V_{REF2} = Mid-Supply. V_{CMOP} is the common mode voltage of the internal op amp.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
ΔG	Gain Error MS16 Package	V _{OUT} = 1V to 4V G = 10	•		±0.005	±0.012 ±0.014	%
		G = 20	•		±0.01	±0.022 ±0.028	%
		G = 50	•		±0.015	±0.035 ±0.037	% %
ΔG	Gain Error DF14 Package	V _{OUT} = 1V to 4V G = 10	•		±0.005	±0.017 ±0.019	%
		G = 20	•		±0.01	±0.024 ±0.028	% %
		G = 50	•		±0.015	±0.048 ±0.05	% %
$\Delta G / \Delta T$	Gain Drift vs Temperature (Note 6)	$V_{OUT} = 1V$ to $4V$	•		±0.2	±1	ppm/°C
GNL	Gain Nonlinearity	$V_{OUT} = 1V$ to $4V$			±1		ppm
V _{OS}	Op Amp Offset Voltage (Note 9)	V ⁻ < V _{CMOP} < V ⁺ – 1.75V	•		±20	±65 ±240	μV μV
$\Delta V_{OS} / \Delta T$	Op Amp Offset Voltage Drift (Note 6)	$V^- < V_{CMOP} < V^+ - 1.75V$	•		±0.5	±1.5	µV/°C
I _B	Op Amp Input Bias Current	V ⁻ + 0.25V < V _{CMOP} < V ⁺ - 1.75V	•	5 15	±2	5 15	nA nA
I _{OS}	Op Amp Input Offset Current	V ⁻ + 0.25V < V _{CMOP} < V ⁺ - 1.75V	•	-3 -10	±0.5	3 10	nA nA
R _{IN}	Input Impedance (Note 8)	Common Mode G = 10 G = 20 G = 50	•	69.3 66.1 64.2	82.5 78.75 76.5	95.7 91.4 88.8	kΩ kΩ kΩ
		Differential G = 10 G = 20 G = 50	•	25.2 12.6 5	30 15 6	34.8 17.4 7	kΩ kΩ kΩ
CMRR	Common Mode Rejection Ratio MS16 Package	G = 10, V _{CM} = 0V to +3.325V	•	106 104	124		dB dB
		G = 20, V _{CM} = 0V to +3.2875V	•	109 106	125		dB dB
		G = 50, V _{CM} = 0V to +3.265V	•	112 109	126		dB dB
CMRR	Common Mode Rejection Ratio DF14 Package	G = 10, V _{CM} = 0V to +3.325V	•	104 100	119		dB dB
	G = 20, V _{CM} = 0V to +3.2875V	•	105 102	120		dB dB	
		G = 50, V _{CM} = 0V to 3.265V	•	107 105	121		dB dB
∆R/R	$\frac{\Delta R}{R} = \frac{\frac{R_{REF1} - R_{REF2}}{\left(\frac{R_{REF1} + R_{REF2}}{2}\right)}$	Available in MS16 Package Only	•		±0.002	±0.006 ±0.008	%

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, -40° C < T_A < 85°C for I-grade parts, -40° C < T_A < 125°C for H-grade parts, otherwise specifications are at T_A = 25°C. Difference Amplifier Configuration, V⁺ = 5V, V⁻ = 0V, V_{CM} = V_{OUT} = V_{REF} = V_{REF1} = V_{REF2} = Mid-Supply. V_{CMOP} is the common mode voltage of the internal op amp.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	МАХ	UNITS
PSRR	Power Supply Rejection Ratio (Note 9)	$V_{S} = \pm 1.65V$ to $\pm 25V$, $V_{CM} = V_{OUT} =$ Mid-Supply		114	124		dB
e _{ni}	Input Referred Noise Voltage Density	f = 1kHz G = 10 G = 20 G = 50			31 26 22		nV/√Hz nV/√Hz nV/√Hz
	Input Referred Noise Voltage				0.9 0.8 0.7		μV _{P-P} μV _{P-P} μV _{P-P}
V _{OL}	Output Voltage Swing Low (Referred to V ⁻)	No Load I _{SINK} = 5mA	•		10 280	50 500	mV mV
V _{OH}	Output Voltage Swing High (Referred to V ⁺)	No Load I _{SOURCE} = 5mA	•		10 400	50 800	mV mV
I _{SC}	Short-Circuit Output Current	50Ω to V ⁺ 50Ω to V ⁻	•	10 10	30 28		mA mA
SR	Slew Rate	$\Delta V_{OUT} = 3V$	٠	1.5	2.5		V/µs
BW	Small signal –3dB Bandwidth	G = 10 G = 20 G = 50			650 500 300		kHz kHz kHz
t _S	Settling Time	$ \begin{array}{l} {\sf G} = 10 \\ 0.1\%, \ \Delta {\sf V}_{{\sf OUT}} = 2{\sf V} \\ 0.01\%, \ \Delta {\sf V}_{{\sf OUT}} = 2{\sf V} \end{array} $			9 20.4		μs µs
		$ \begin{array}{l} {\sf G} = 20 \\ 0.1\%, \ \Delta {\sf V}_{{\sf OUT}} = 2{\sf V} \\ 0.01\%, \ \Delta {\sf V}_{{\sf OUT}} = 2{\sf V} \end{array} $			9.7 18.5		μs µs
					10.9 31.2		μs µs
V _S	Supply Voltage		•	3 3.3		50 50	V V
t _{ON}	Turn-On Time				22		μs
V _{IL}	SHDN Input Logic Low (Referred to V ⁺)		٠			-2.5	V
V _{IH}	SHDN Input Logic High (Referred to V ⁺)			-1.2			V
ISHDN	SHDN Pin Current				-10	-15	μA
I _S	Supply Current	$\begin{array}{l} \mbox{Active, } V_{\overline{SHDN}} \geq V^{+} - 1.2V \\ \mbox{Active, } V_{\overline{SHDN}} \geq V^{+} - 1.2V \\ \mbox{Shutdown, } V_{\overline{SHDN}} \leq V^{+} - 2.5V \\ \mbox{Shutdown, } V_{\overline{SHDN}} \leq V^{+} - 2.5V \end{array}$	•		330 15	370 525 20 40	μΑ μΑ μΑ μΑ

ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: See Common Mode Voltage Range in the Applications Information section of this data sheet for other considerations when taking +INA/-INA/+INB/-INB/+INC/-INC pins to V⁻ + 80V.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum. This depends on the power supply, input voltages and the output current.

Note 4: The LT1997I-1 is guaranteed functional over the operating temperature range of -40°C to 85°C. The LT1997H-1 is guaranteed functional over the operating temperature range of -40°C to 125°C.

Note 5: The LT1997I-1 is guaranteed to meet specified performance from -40°C to 85°C. The LT1997H-1 is guaranteed to meet specified performance from -40°C to 125°C.


Note 6: This parameter is not 100% tested.


Note 7: The input voltage range is guaranteed by the $\pm 15V$ CMRR tests. The Input Voltage Range numbers specified in the table guarantee that the internal op amp operates in its normal operating region. The Input voltage range can be higher if the internal op amp operates in its Over-The-Top[®] operating region. See Common Mode Voltage Range in the Applications Information section to determine the valid input voltage range under various operating conditions.

Note 8: Input impedance is tested by a combination of direct measurements and correlation to the CMRR and gain error tests.

Note 9: Offset voltage, offset voltage drift and PSRR are defined as referred to the internal op amp. The following shows the calculation of output offset: In the case of balanced source resistance, $V_{OS,OUT} = (V_{OS} \cdot NOISEGAIN) + (I_{OS} \cdot 150k) + (I_B \cdot 150k \cdot (1 - R_P/R_N))$ where R_P and R_N are the total resistance at the op amp positive and negative terminal, respectively.

TYPICAL PERFORMANCE CHARACTERISTICS configuration, unless otherwise noted.





Typical Distribution of CMRR

V_S = ±15V V_{CM} = -15V TO

+13.9125V

(G = 20)

661 UNITS

MS16(12)

FROM 2 RUNS


250

200


NUMBER OF UNITS

Typical Distribution of CMRR


 $T_A = 25^{\circ}C$, $V_S = \pm 15V$, Difference Amplifier



Typical Distribution of CMRR (G = 20)




Typical Distribution of Gain Error (G = 10)







Typical Distribution of CMRR (G = 10)250 684 UNITS V_S = ±15V V_{CM} = -15V TO +61V FROM 2 RUNS +INC = -INC = 0VDF14(12) 200 NUMBER OF UNITS 150 100 50 0 -100-80 -60 -40 -20 0 20 40 60 80 100 CMRR (μ V/V = ppm) 19971 G04












TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$, Difference Amplifier

configuration, unless otherwise noted.







Typical Distribution of Gain Nonlinearity




Typical Distribution of Op Amp Offset Voltage




Typical Gain Error for $R_L = 10k\Omega$ (G = 10) (Curves Offset for Clarity)




Typical Distribution of Op Amp PSRR




Typical Gain Error for $R_L = 5k\Omega$ (G = 10) (Curves Offset for Clarity)




CMRR vs Frequency




Typical Gain Error for $R_L = 2k\Omega$ (G = 10) (Curves Offset for Clarity)





TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$, Difference Amplifier configuration, unless otherwise noted.




Maximum Power Dissipation vs Temperature












Gain vs Frequency




Frequency Response vs Capacitive Load (G = 50)



Frequency Response vs Capacitive Load (G = 10)




Input Referred Noise Density vs Frequency (G = 10)



For more information www.analog.com


TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, $V_S = \pm 15V$, Difference Amplifier configuration, unless otherwise noted.



Input Referred Noise Density vs Frequency (G = 50) 60
 VOLTAGE NOISE DENSITY (nV/\Hz)


 0
 0
 0
 0
 0 10 100 1k 10k 100k 1 FREQUENCY (Hz) 19971 G31


Input Referred 0.1Hz to 10Hz Noise (G = 50)




Positive PSRR vs Frequency

19971 630






Slew Rate vs Temperature



Large-Signal Step Response



VOLTAGE (5V/DIV)


TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, $V_S = \pm 15V$, Difference Amplifier configuration, unless otherwise noted.

-75 -50 -25

TEMPERATURE (°C)

25 50 75 100 125 150 175

19971 G43



19971 G45


T_A = -55°C


SUPPLY VOLTAGE (V)

TEMPERATURE (°C)

19971 G44

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$, Difference Amplifier





PIN FUNCTIONS (DFN/MSOP)

V+ (Pin 9/Pin 11): Positive Supply Pin.

V⁻ (EXPOSED PAD Pin 15/Pin 8): Negative Supply Pin.

OUT (Pin 8/Pin 9): Output Pin.

+INA (Pin 1/Pin 1): Noninverting Gain-of-10 Input Pin. Connects a 15k internal resistor to the internal op amp's noninverting input.

+INB (Pin 3/Pin 3): Noninverting Gain-of-20 Input Pin. Connects a 7.5k internal resistor to the internal op amp's noninverting input.

+INC (Pin 5/Pin 5): Noninverting Gain-of-50 Input Pin. Connects a 3k internal resistor to the internal op amp's noninverting input.

–INA (Pin 14/Pin 16): Inverting Gain-of-10 input Pin. Connects a 15k internal resistor to the internal op amp's inverting input.

–INB (Pin 12/Pin 14): Inverting Gain-of-20 input Pin. Connects a 7.5k internal resistor to the internal op amp's inverting input.

–INC (Pin 10/Pin 12): Inverting Gain-of-50 input Pin. Connects a 3k internal resistor to the internal op amp's inverting input.


REF (Pin 7/NA): Reference Input Pin. Sets the output level when the difference between the inputs is zero.

REF1 (NA/Pin 6): Reference 1 Input Pin. With REF2, sets the output level when the difference between the inputs is zero.


REF2 (NA/Pin 7): Reference 2 Input Pin. With REF1, sets the output level when the difference between the inputs is zero.

SHDN (Pin 6/Pin 10): Shutdown Pin. Amplifier is active when this pin is tied to V⁺ or left floating. Pulling the pin more than 2.5V below V⁺ causes the amplifier to enter a low power state.

BLOCK DIAGRAM










Figure 1. Difference Amplifier with Dual-Supply Operation (Gain = 10)

Introduction

The LT1997-1 is a precision, high voltage, high gain amplifier combined with a highly-matched resistor network. It can easily be configured into many different gain circuits without adding external components, as it will be shown in this data sheet. The LT1997-1 provides the resistors and op amp together in a small package in order to save board space and reduce complexity. Highly accurate measurement circuits can be easily constructed with the LT1997-1. The circuits can be tailored to specific measurement applications.

Common Mode Voltage Range

The common mode voltage range of the LT1997-1 is set by the voltage range allowed on the LT1997-1's input pins and by the input voltage range of the internal op amp.

The internal op amp of LT1997-1 has 2 operating regions:

a) if the common mode voltage at the inputs of the internal op amp (V_{CMOP}) is between V⁻ and V⁺ – 1.75V, the op amp operates in its normal region;

b) If V_{CMOP} is between V⁺ – 1.75V and V⁻ + 76V, the op amp continues to operate, but in its Over-The-Top (OTT) region with degraded performance (see Over-The-Top Operation section of this data sheet for more detail).

The LT1997-1 will not operate correctly if the common-mode voltage at the inputs of the internal op amp (V_{CMOP})

is below V⁻, but the part will not be damaged as long as V_{CMOP} is greater than V⁻ – 25V and the junction temperature of the LT1997-1 does not exceed 150°C.

The voltage on LT1997-1's input pins should never be higher than V⁻ + 80V or lower than V⁻ – 0.3V under any circumstances.

The common mode voltage at the inputs of the internal op amp (V_{CMOP}) is determined by the voltages on pins +INA, +INB, +INC and REF (see the Calculating Input Voltage Range section). This condition is true provided that the internal op amp's output is not clipped and feedback maintains the internal op amp's inputs at the same voltage.

In addition to the limits mentioned above, the common mode input voltage of the amplifier should be chosen so that the input resistors do not dissipate too much power. The power dissipated in a 15k resistor must be less than 230mW. It must be less than 115mW for the 7.5k resistor and less than 46mW for the 3k resistor. For most applications, the pin voltage limitations will be reached before the resistor power limitation is reached.

Calculating Input Voltage Range

Figure 2 shows the LT1997-1 in the generalized case of a difference amplifier, with the inputs shorted for the common mode calculation. The values of R_F and R_G are dictated by how the positive inputs (+INA, +INB, +INC) and REF pin are connected.

By superposition we can write:

$$V_{CMOP} = V_{EXT} \bullet \frac{R_F}{R_F + R_G} + V_{REF} \bullet \frac{R_G}{R_F + R_G}$$

Or, solving for V_{EXT} :

$$V_{EXT} = V_{CMOP} \bullet \left(1 + \frac{R_{G}}{R_{F}}\right) - V_{REF} \bullet \frac{R_{G}}{R_{F}}$$

But valid V_{CMOP} voltages are limited to $V_{S}\text{+}$ – 1.75V (or $V_{S}\text{-}$ + 76V for OTT) on the high side and $V_{S}\text{-}$ on the low side, so:

MAX
$$V_{EXT} = (V_{S} + -1.75) \cdot \left(1 + \frac{R_{G}}{R_{F}}\right) - V_{REF} \cdot \frac{R_{G}}{R_{F}}$$

and:




Figure 2. Calculating the Common Mode Input Voltage Range

Exceeding the MAX V_{EXT} limit will cause the amplifier to transition into the Over-The-Top region. The maximum input voltage for the Over-The-Top region is:

MAX
$$V_{EXTOTT} = (V_{S} - +76) \cdot \left(1 + \frac{R_{G}}{R_{F}}\right) - V_{REF} \cdot \frac{R_{G}}{R_{F}}$$

Keep in mind that the above MAX and MIN values for input voltage range should not exceed ($V^- + 80V$) to ($V^- - 0.3V$), the absolute maximum voltage range specified earlier for LT1997-1's input pins.

The negative inputs (–INA, –INB, –INC) are not limited by the internal op amp common mode range (V_{CMOP}) because they do not affect it. They are limited by the output swing of the amplifier (and obviously by the allowed voltage range for the input pins).

Over-The-Top Operation

When the input common mode voltage of the internal op amp (V_{CMOP}) in the LT1997-1 is biased near or above the V⁺ supply, the op amp is operating in the Over-The-Top (OTT) region. The op amp continues to operate with an input common mode voltage of up to 76V above V⁻ (regardless of the positive power supply voltage V⁺), but its performance is degraded. The op amp's input bias currents change from under ±2nA to 14µA. The op amp's input offset current rises to ±50nA, which adds ±7.5mV to the output offset voltage.

In addition, when operating in the Over-The-Top region, the differential input impedance of the internal op amp decreases from $1M\Omega$ in normal operation to approximately

 $3.7 k\Omega$ in Over-The-Top operation. This resistance appears across the summing nodes of the internal op amp and boosts noise and offset while decreasing speed. Noise and offset will increase by 33% to 76% depending on the gain setting. The bandwidth will be reduced by 25% to 43%. For more detail on Over-The-Top operation, consult the LT6015 data sheet.

Difference Amplifiers

The LT1997-1 is ideally suited to be used as a difference amplifier. Figure 3 shows the basic 4-resistor difference amplifier and the LT1997-1. A difference gain of 20 is shown, but can be altered by additional dashed connections. By connecting the 3k resistors in parallel with the 150k feedback resistors, the gain is reduced to 0.392. Of course there are many possible gains and Figure 4 shows circuit schematics of some of those difference amplifier gains.

Note that the common mode voltage at the inputs of the internal op amp (V_{CMOP}) is set by the voltages at pins +INA, +INB, +INC and REF.






Figure 3. The LT1997-1 Configured as a Difference Amplifier. Gain Is Set by Connecting the Correct Resistors or Combinations of Resistors. Gain of 20 Is Shown, with Dashed Lines Modifying It to a Gain of 0.392




Difference Amplifier: Additional Gains Using Cross-Coupling

Figure 5 shows the basic difference amplifier as well as the LT1997-1 with cross-coupled inputs. The additional dashed connections reduce the differential gain from 50 to 40. Using this method, additional gains are achievable and a few example schematics of the difference amplifiers using cross-coupling are shown in Figure 6. To summarize, Table 1 shows a complete list of all difference amplifier gains and how they are constructed using (both conventional or cross-coupling) pin strapping. Note that there are 24 unique gains ranging from 0.141 to 80 which can be achieved with the LT1997-1 using no external components.



DIFFERENCE AMPLIFIER CONFIGURATION



DIFFERENCE AMPLIFIER CONFIGURATION

IMPLEMENTED WITH THE LT1997-1, R_F = 150k, R_G = 3k, GAIN = 50 GAIN CAN BE ADJUSTED BY CROSS-COUPLING THE INPUTS. MAKING THE DASHED CONNECTIONS REDUCES THE GAIN FROM 50 TO 40

Figure 5. Cross-Coupling of the LT1997-1 Allows Additional Gains to Be Constructed

GAIN	V _{+IN}	V_IN	GND (REF)	OUT
0.141	+INA	-INA	+INB, +INC	–INB, –INC
0.196	+INA	–INA	+INC	-INC
0.323	+INA	–INA	-INB, +INC	+INB, -INC
0.328	+INB	–INB	+INA, +INC	–INA, –INC
0.392	+INB	–INB	+INC	-INC
0.476	+INA	–INA	+INB	–INB
0.488	+INB	–INB	-INA, +INC	+INA, -INC
0.588	+INA, +INB	–INA, –INB	+INC	-INC
1.613	+INC	-INC	+INA, +INB	–INA, –INB
1.818	+INB	–INB	+INA	-INA
1.905	–INA, +INC	+INA, -INC	+INB	-INB
2.381	+INC	-INC	+INB	–INB
2.727	-INB, +INC	+INB, -INC	+INA	-INA
2.857	+INA, +INC	–INA, –INC	+INB	–INB
4.545	+INC	-INC	+INA	-INA
6.364	+INB, +INC	–INB, –INC	+INA	-INA
10	+INA	–INA		
20	+INB	–INB		
30	+INA, +INB	–INA, –INB		
40	–INA, +INC	+INA, -INC		
50	+INC	-INC		
60	+INA, +INC	–INA, –INC		
70	+INB, +INC	–INB, –INC		
80	+INA, +INB, +INC	–INA, –INB, –INC		

Table 1. Difference Amplifier Gains




Figure 6. Examples of More Difference Amplifier Gains That Can Be Achieved




Figure 7. The LT1997-1 Reference Resistors: Split Resistors in the MSOP Package, Single Resistor in the DFN Package

Amplifiers for a Single-Ended Input

All of the difference amplifier configurations discussed in the preceding section can be used as noninverting or inverting amplifiers if the input is single-ended. For example, to achieve a positive attenuation for a single-ended input using the LT1997-1, simply ground V_IN and connect the input signal to V_IN. Similarly, to achieve a negative attenuation for a single-ended input using the LT1997-1, simply ground V_IN and connect the input signal to V_IN.

Reference Resistors

In the preceding discussions, the Reference resistor is shown as a single 150k resistor. This is true in the DFN package. In the MSOP package the reference resistor is split into two 300k resistors (Figure 7). Tying the REF1 and REF2 pins to the same voltage produces the same reference voltage as tying the V_{REF} pin in the DFN package to that voltage. Connecting REF1 and REF2 to different voltages produces an effective reference voltage that is the average of V_{REF1} and V_{REF2} . This feature is especially useful when the desired reference voltage is half way between the sup-

plies. Tying REF1 to V_S+ and REF2 to V_S- produces the desired mid-supply voltage without the help of another external reference voltage (Figure 7). The ratio of R_{REF1} to R_{REF2} is very precise:

$$\frac{\Delta R}{R} = \left| \frac{R_{REF1} - R_{REF2}}{\left(\frac{R_{REF1} + R_{REF2}}{2}\right)} \right| < 60 \text{ppm}$$

Shutdown

The LT1997-1 has a shutdown pin (SHDN). Under normal operation this pin should be tied to V⁺ or allowed to float. Tying this pin 2.5V or more below V⁺ will cause the part to enter a low power state. The supply current is reduced to less than 25μ A and the op amp output becomes high impedance. The voltages at the input pins can still be present even in shutdown mode.

Supply Voltage

The positive supply pin of the LT1997-1 should be bypassed with a small capacitor (typically 0.1μ F) as close to the supply pins as possible. When driving heavy loads, an additional 4.7μ F electrolytic capacitor should be added. When using split supplies, the same is true for the V⁻ supply pin.

Output

The output of the LT1997-1 can typically swing to within 30mV of either rail with no load and is capable of sourcing and sinking approximately 30mA at 25°C. The LT1997-1 is internally compensated to drive at least 2nF of capacitance under any output loading conditions. For larger capacitive loads, a 0.22 μ F capacitor in series with a 150 Ω resistor between the output and ground will compensate the amplifier to drive capacitive loads greater than 2nF.

Distortion

The LT1997-1 features excellent distortion performance when the internal op amp is operating in the normal operating region. Operating the LT1997-1 with the internal op amp in the over the top region will increase distortion due to the lower loop gain of the op amp. Operating the LT1997-1 with input common mode voltages that go from the normal to Over-The-Top operation will significantly degrade the LT1997-1's linearity as the op amp must transition between two different input stages. Driving resistive loads significantly smaller than the 150k internal feedback resistor will also degrade the amplifier's linearity performance.

High Voltage Pin Spacing

For applications with high input voltages, the LT1997-1 pinout eases the printed circuit board (PCB) layout burden. Voltages at +INA, -INA, +INB, and -INB input pins are separated from other pins by virtue of unpopulated pin locations, as illustrated in the Pin Configuration section of this data sheet.

Power Dissipation Considerations

Because of the ability of the LT1997-1 to operate on power supplies up to ±25V, to withstand very high input voltages and to drive heavy loads, there is a need to ensure the die junction temperature does not exceed 150°C. The LT1997-1 is housed in DF14 ($\theta_{JA} = 45^{\circ}$ C/W, $\theta_{JC} = 3^{\circ}$ C/W) and MS16 ($\theta_{JA} = 130^{\circ}$ C/W) packages.

In general, the die junction temperature (T_J) can be estimated from the ambient temperature (T_A) , the device's power dissipation (P_D) and the thermal resistance of the device and board (θ_{JA}) .

$$\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{A}} + \mathsf{P}_{\mathsf{D}} \bullet \Theta_{\mathsf{J}\mathsf{A}}$$

The thermal resistance from the junction to the ambient environment (θ_{JA}) is the sum of the thermal resistance from the junction to the exposed pad (θ_{JC}) and the thermal resistance from the exposed pad to the ambient environment (θ_{CA}) . The θ_{CA} value depends on how much PCB metal is connected to the exposed pad in the board. The more PCB metal that is used, the lower θ_{CA} and θ_{JA} will be.

Power is dissipated by the amplifier's quiescent current, by the output current driving a resistive load, and by the input current driving the LT1997-1's internal resistor network.

$$\mathsf{P}_{\mathsf{D}} = \left(\left(\mathsf{V}_{\mathsf{S}} + - \mathsf{V}_{\mathsf{S}} - \right) \bullet \mathsf{I}_{\mathsf{S}} \right) + \mathsf{P}_{\mathsf{OD}} + \mathsf{P}_{\mathsf{RESD}}$$

For a given supply voltage, the worst-case output power dissipation $P_{OD(MAX)}$ occurs with the output voltage at half of either supply voltage. $P_{OD(MAX)}$ is given by:

$$P_{OD(MAX)} = \frac{\left(V_{S}/2\right)^{2}}{R_{LOAD}}$$

The power dissipated in the internal resistors (P_{RESD}) depends on the manner the input resistors have been configured as well as the input voltage, the output voltage and the voltage on the REF pin. The following equations and Figure 8 show the different components of P_{RESD} corresponding to the different groups of the LT1997-1's internal resistors, assuming that the LT1997-1 is used with a dual supply configuration with REF pin at ground (refer to Figure 3 for resistor terminologies used in equations below).

$$P_{\text{RESDA}} = \frac{\left(V_{+\text{IN}}\right)^2}{R_{\text{G}} + R_{\text{F}}}$$

$$P_{\text{RESDB}} = \frac{\left(V_{-\text{IN}} - V_{+\text{IN}} \bullet \frac{R_{\text{F}}}{R_{\text{G}} + R_{\text{F}}}\right)^2}{R_{\text{G}}}$$

$$P_{\text{RESDC}} = \frac{\left(V_{+\text{IN}} \bullet \frac{R_{\text{F}}}{R_{\text{G}} + R_{\text{F}}} - V_{0\text{UT}}\right)^2}{R_{\text{F}}}$$

 $P_{RESD} = P_{RESDA} + P_{RESDB} + P_{RESDC}$

In general, P_{RESD} increases with higher input voltage and lower output and REF pin voltages.

Example: For an LT1997-1 in a DFN package mounted on a PC board with a thermal resistance of 45°C/W, operating on $\pm 25V$ supplies and driving a 2.5k Ω load to 12.5V with

 $V_{+IN} = 51V$ and REF = 0V, the total power dissipation is given by:

$$P_{\rm D} = (50 \bullet 0.6 \text{mA}) + \frac{12.5^2}{2.5 \text{k}} + \frac{51^2}{165 \text{k}} + \frac{(49.75 - \frac{51 \bullet 10}{11})^2}{15 \text{k}} + \frac{(\frac{51 \bullet 10}{11} - 12.5)^2}{150 \text{k}} = 0.12 \text{W}$$

Assuming a thermal resistance of 45°C/W, the die temperature will experience an 5.4°C rise above ambient. This implies that the maximum ambient temperature the LT1997-1 should operate under the above conditions is:

 $T_A = 150^{\circ}C - 5.4^{\circ}C = 144.6^{\circ}C$

It is recommended that the exposed pad of the DFN package have as much PCB metal connected to it as reasonably available. The more PCB metal connected to the exposed




Figure 8. Power Dissipation Example

pad, the lower the thermal resistance. Connecting a large amount of PCB metal to the exposed pad can reduce the θ_{JA} to even less than 45°C/W. Use multiple vias from the exposed pad to the V⁻ plane. The exposed pad is electrically connected to the V⁻ pin. In addition, a heat sink may be necessary if operating near maximum junction temperature.

The MSOP package has no exposed pad and a higher thermal resistance ($\theta_{JA} = 130^{\circ}$ C/W). It should not be used in applications which have a high ambient temperature, require driving a heavy load, or require an extreme input voltage.

Thermal Shutdown

For safety, the LT1997-1 will enter shutdown mode when the die temperature rises to approximately 163°C. This thermal shutdown has approximately 9°C of hysteresis requiring the die temperature to cool 9°C before enabling the amplifier again.

ESD Protection

The LT1997-1 is protected by a number of ESD structures. The structures are shown in Figure 9. The ESD structures serve to protect the internal circuitry but also limit signal swing on certain nodes. The structures on the +INA, -INA, +INB, -INB, +INC, -INC pins and on the internal op amp inputs limit the voltage on these nodes to 0.3V below V⁻ and 80V above V⁻. The voltage on the REF (DFN), REF1 (MSOP) and REF2 (MSOP) pins are limited to 0.3V below V⁻ and 60V above V⁻. The voltage on the SHDN pin is limited to 0.3V below V⁻ and 0.3V below V⁻.







Figure 9. ESD Protection



LT1997-1 Configured for Differential Output with Gain = 20


Precision RRIO Single-Supply Difference Amplifier






Floating Input Difference Amplifier

THE INPUT SIGNAL FLOATS. THE VOLTAGE AT THE REF INPUTS AND THE OUTPUT VOLTAGE DETERMINE THE COMMON MODE VOLTAGE AT THE INPUT




Create a Supply Using Control Signal


THIS CIRCUIT USES A GROUND-REFERENCED CONTROL SIGNAL TO CREATE A SUPPLY ON TOP OF AN EXISTING SUPPLY $({\rm V}_{\rm BATT})$




FAULT DETECTION AT HIGH COMMON MODE VOLTAGE: LOOK FOR AN INCREASING VOLTAGE THAT MIGHT INDICATE BREAKAGE.

Scale and Shift






THIS CONFIGURATION SCALES THE INPUT. THE OUTPUT SIGNAL IS REFERENCED TO THE SAME GROUND DOMAIN AS THE INPUT. THUS THE CIRCUIT CAN OPERATE AS A LOW SIDE CURRENT SENSE IN THE PRIMARY DOMAIN. RELATIVE TO THE INPUT GROUND DOMAIN, THE OUTPUT CAN BE TRULY DRIVEN TO "ZERO".




Bidirectional High Side Current Sense

OUTPUT OFFSET INCREASES WHEN $V_{\mbox{CM}}$ > $V_{\mbox{S}}$

PACKAGE DESCRIPTION




PACKAGE DESCRIPTION



- MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

Rev 0



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
Difference Amplifie	ers and the second seco	1
LT1997-3	Precision, Wide Voltage Range Gain Selectable Amplifier	3.3V to 50V Operation, CMRR > 91dB, Input Voltage = ±160V, Gain = 1, 3, 9
LT1997-2	Precision, Wide Voltage Range, Gain Selectable Funnel Amplifier	3.3V to 50V Operation, CMRR > 105dB, Input Voltage = \pm 255V, Gain = 0.1, 0.2, 0.25
LT6375	±270V Common Mode Voltage Difference Amplifier	3.3V to 50V Operation, CMRR > 97dB, Input Voltage = \pm 270V, Gain = 1
LT6376	±230V Common Mode Voltage G = 10 Difference Amplifier	3.3V to 50V Operation, CMRR > 90dB, Input Voltage = ±230V, Gain = 10
LT1990	±250V Input Range Difference Amplifier	2.7V to 36V Operation, CMRR > 70dB, Input Voltage = $\pm 250V$, Gain = 1, 10
LT1991	Precision, 100µA Gain Selectable Amplifier	2.7V to 36V Operation, 50µV Offset, CMRR > 75dB, Input Voltage = ±60V
LT1996	Precision, 100µA Gain Selectable Amplifier	Micropower, Pin Selectable Up to Gain = 118
AD8275	G = 0.2, Level Translation, 16-Bit ADC Driver	3.3V to 15V Operation, CMRR > 86dB, Input Voltage = -35V to 40V, Gain = 0.2
AD8475	Precision, Selectable Gain, Fully Differential Funnel Amplifier	3.3V to 10V Operation, CMRR > 86dB, Input Voltage = \pm 15V, Gain = 0.4, 0.8
Operational Amplif	iers	
LT6015/LT6016/ Single, Dual, and Quad Over-The-Top Precision Op Amp LT6017		3.2MHz, 0.8V/µs, 50µV V_{0S} , 3V to 50V V_S , 0.335mA $I_S,$ RRIO
LT6018	33V, Ultralow Noise, Precision Op Amp	V _{0S} : 50µV, GBW: 15MHz, SR: 30V/µs, en: 1.2nV/√Hz, I _S : 7.2mA
LTC6090/LTC6091	Single and Dual 140V Operational Amplifier	50pA I _B , 1.6mV V _{OS} , 9.5V to 140V V _S , 4.5mA I _S , RR Output
Current Sense Amp	lifiers	
LT1999	High Voltage, Bidirectional Current Sense Amplifier	-5V to 80V, 750µV, CMRR 80dB at 100kHz, Gain = 10, 20, 50
LT6108	High Side Current Sense Amplifier with Reference and Comparator with Shutdown	2.7V to 60V, 125µV, Resistor Set Gain, $\pm 1.25\%$ Threshold Error
LT1787/LT1787HV	Precision, Bidirectional High Side Current Sense Amplifier	2.7V to 60V Operation, 75µV Offset, 60µA Current Draw
LT6100	Gain-Selectable High Side Current Sense Amplifier	4.1V to 48V Operation, Pin-Selectable Gain: 10V/V, 12.5V/V, 20V/V, 25V/V, 40V/V, 50V/V
LTC6101/ LTC6101HV	High Voltage High Side Current Sense Amplifier	4V to 60V/5V to 100V Operation, External Resistor Set Gain, SOT23
LTC6102/ LTC6102HV	Zero Drift High Side Current Sense Amplifier	$4V$ to 60V/5V to 100V Operation, $\pm 10 \mu V$ Offset, 1 μs Step Response, MSOP8/DFN Packages
LTC6104	Bidirectional, High Side Current Sense	4V to 60V, Gain Configurable, 8-Pin MSOP Package

Bidirectional Low Side Current Sense

