# LT3071

5A, Low Noise, Programmable Output, 85mV Dropout Linear Regulator with Analog Margining

### DESCRIPTION

The LT<sup>®</sup>3071 is a low voltage, UltraFast<sup>™</sup> transient response linear regulator. The device supplies up to 5A of output current with a typical dropout voltage of 85mV. A 0.01µF reference bypass capacitor decreases output voltage noise to  $25\mu V_{BMS}$ . The LT3071's high bandwidth permits the use of low ESR ceramic capacitors, saving bulk capacitance and cost. The LT3071's features make it ideal for high performance FPGAs, microprocessors or sensitive communication supply applications.

Output voltage is digitally selectable in 50mV increments over a 0.8V to 1.8V range. An analog margining function allows the user to adjust system output voltage over a continuous ±10% range. The IC incorporates a unique tracking function to control a buck regulator powering the LT3071's input. This tracking function drives the buck regulator to maintain the LT3071's input voltage to  $V_{OUT}$ + 300mV, minimizing power dissipation.

Internal protection includes UVLO, reverse-current protection, precision current limiting with power foldback and thermal shutdown. The LT3071 regulator is available in a thermally enhanced 28-lead, 4mm × 5mm QFN package.

All registered trademarks and trademarks are the property of their respective owners. Patents pending

150

120

90

60

30

0

0

DROPOUT VOLTAGE (mV)

- **FEATURES**
- Output Current: 5A
- **Dropout Voltage: 85mV Typical**
- Digitally Programmable  $V_{OUT}$ : 0.8V to 1.8V
- Analog Output Margining: ±10% Range
- Low Output Noise: 25µV<sub>BMS</sub> (10Hz to 100kHz)
- Parallel Multiple Devices for 10A or More
- Precision Current Limit: ±20%
- Output Current Monitor: I<sub>MON</sub> = I<sub>OUT</sub>/2500
- ±1% Accuracy Over Line, Load and Temperature
- Stable with Low ESR Ceramic Output Capacitors (15µF Minimum)
- High Frequency PSRR: 30dB at 1MHz
- Enable Function Turns Output On/Off
- VIOC Pin Controls Buck Converter to Maintain Low Power Dissipation and Optimize Efficiency
- PWRGD/UVLO/Thermal Shutdown Flag
- Current Limit with Foldback Protection
- Thermal Shutdown
- 28-Lead (4mm × 5mm × 0.75mm) QFN Package


# **APPLICATIONS**

- FPGA and DSP Supplies
- ASIC and Microprocessor Supplies
- Servers and Storage Devices
- Post Buck Regulation and Supply Isolation

# TYPICAL APPLICATION




**Dropout Voltage** 





2

V<sub>BIAS</sub> = 3.3V




 $V_{OUT} = 0.8V$ 

 $V_{BIAS} = 2.5V$ 

### **ABSOLUTE MAXIMUM RATINGS**

(Note 1)	
IN, OUT	0.3V to 3.3V
BIAS	0.3V to 4V
V <sub>02</sub> , V <sub>01</sub> , V <sub>00</sub> Inputs	0.3V to 4V
MARGA Input	
EN Input	0.3V to 4V
SENSE Input	0.3V to 4V
VIOC, PWRGD, I <sub>MON</sub> Outputs	
REF/BYP Output	0.3V to 4V
Output Short-Circuit Duration	Indefinite
Operating Junction Temperature (No	ote 2)
LT3071E/LT3071I	40°C to 125°C
LT3071MP	–55°C to 125°C
Storage Temperature Range	65°C to 150°C

## PIN CONFIGURATION



# **ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3071EUFD#PBF	LT3071EUFD#TRPBF	3071	28-Lead (4mm × 5mm) Plastic QFN	-40°C to 125°C
LT3071IUFD#PBF	LT3071IUFD#TRPBF	3071	28-Lead (4mm × 5mm) Plastic QFN	-40°C to 125°C
LT3071MPUFD#PBF	LT3071MPUFD#TRPBF	3071	28-Lead (4mm × 5mm) Plastic QFN	–55°C to 125°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3071EUFD	LT3071EUFD#TR	3071	28-Lead (4mm × 5mm) Plastic QFN	-40°C to 125°C
LT3071IUFD	LT3071IUFD#TR	3071	28-Lead (4mm × 5mm) Plastic QFN	-40°C to 125°C
LT3071MPUFD	LT3071MPUFD#TR	3071	28-Lead (4mm × 5mm) Plastic QFN	–55°C to 125°C

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. C<sub>OUT</sub> = 15µF (Note 9), V<sub>IN</sub> = V<sub>OUT</sub> + 0.3V (Note 5), V<sub>BIAS</sub> = 2.5V unless otherwise noted.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
IN Pin Voltage Range	$V_{IN} \ge V_{OUT}$ + 150mV, $I_{OUT}$ = 5A	0.95		3.0	V
BIAS Pin Voltage Range (Note 3)		2.2		3.6	V
Regulated Output Voltage	$V_{OUT} = 0.8V$ , 10mA $\le I_{OUT} \le 5A$ , 1.05V $\le V_{IN} \le 1.25V$	0.792	0.800	0.808	V
	$V_{OUT} = 0.9V, 10mA \le I_{OUT} \le 5A, 1.15V \le V_{IN} \le 1.35V$	0.891	0.900	0.909	V
	$V_{OUT} = 1V$ , 10mA $\le I_{OUT} \le 5A$ , 1.25V $\le V_{IN} \le 1.45V$	0.990	1.000	1.010	V
	$V_{OUT} = 1.1V$ , 10mA $\leq I_{OUT} \leq 5A$ , 1.35V $\leq V_{IN} \leq 1.55V$	1.089	1.100	1.111	V
	$V_{OUT} = 1.2V$ , 10mA $\le I_{OUT} \le 5A$ , 1.45V $\le V_{IN} \le 1.65V$ , $V_{BIAS} = 3.3V$	1.188	1.200	1.212	V
	$V_{OUT} = 1.5V$ , 10mA $\le I_{OUT} \le 5A$ , 1.75V $\le V_{IN} \le 1.95V$ , $V_{BIAS} = 3.3V$	1.485	1.500	1.515	V
	$V_{OUT} = 1.8V$ , $10mA \le I_{OUT} \le 5A$ , $2.05V \le V_{IN} \le 2.25V$ , $V_{BIAS} = 3.3V$	1.782	1.800	1.818	V

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. C<sub>OUT</sub> = 15µF (Note 9), V<sub>IN</sub> = V<sub>OUT</sub> + 0.3V (Note 5), V<sub>BIAS</sub> = 2.5V unless otherwise noted.

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Regulated Output Voltage Margining (Note 3)	MARGA = 1.2V MARGA = 0V	•	9.5 -10.5	10 -10	10.5 -9.5	% %
Line Regulation to V <sub>IN</sub>	$V_{OUT} = 0.8V, \Delta V_{IN} = 1.05V \text{ to } 2.7V, V_{BIAS} = 3.3V, I_{OUT} = 10\text{mA}$ $V_{OUT} = 1.8V, \Delta V_{IN} = 2.05V \text{ to } 2.7V, V_{BIAS} = 3.3V, I_{OUT} = 10\text{mA}$	•			1.0 1.0	mV mV
Line Regulation to V <sub>BIAS</sub>	$V_{OUT} = 0.8V, \Delta V_{BIAS} = 2.2V$ to 3.6V, $V_{IN} = 1.1V, I_{OUT} = 10mA$ $V_{OUT} = 1.8V, \Delta V_{BIAS} = 3.25V$ to 3.6V, $V_{IN} = 2.1V, I_{OUT} = 10mA$	•			2.0 1.0	mV mV
Load Regulation, $\Delta I_{OUT} = 10$ mA to 5A	V <sub>BIAS</sub> = 2.5V, V <sub>IN</sub> = 1.05V, V <sub>OUT</sub> = 0.8V	•		-1.5	-3.0 -5.5	mV mV
	V <sub>BIAS</sub> = 2.5V, V <sub>IN</sub> = 1.25V, V <sub>OUT</sub> = 1.0V	•		-2	-4.0 -7.5	mV mV
	V <sub>BIAS</sub> = 3.3V, V <sub>IN</sub> = 1.45V, V <sub>OUT</sub> = 1.2V	•		-2	-4.0 -7.5	mV mV
	V <sub>BIAS</sub> = 3.3V, V <sub>IN</sub> = 1.75V, V <sub>OUT</sub> = 1.5V	•		-2.5	-5.0 -9.0	mV mV
	V <sub>BIAS</sub> = 3.3V, V <sub>IN</sub> = 2.05V, V <sub>OUT</sub> = 1.8V	•		-3	-7.0 -13	mV mV
Dropout Voltage,	$I_{OUT} = 1A, V_{OUT} = 1V$			20	35	mV
$V_{IN} = V_{OUT(NOMINAL)}$ (Note 6)	I <sub>OUT</sub> = 2.5A, V <sub>OUT</sub> = 1V	•		50	65 85	mV mV
	$I_{OUT} = 5A, V_{OUT} = 1V$	•		85	120 150	mV mV
SENSE Pin Current	$V_{IN} = 1.1V, V_{SENSE} = 0.8V$ $V_{BIAS} = 3.3V, V_{IN} = 2.1V, V_{SENSE} = 1.8V$	•	35 200	50 300	65 400	μA μA
Ground Pin Current, $V_{IN} = 1.3V, V_{OUT} = 1V$	I <sub>OUT</sub> = 10mA I <sub>OUT</sub> = 5A	•	0.65 0.9	1.1 1.35	1.8 2.3	mA mA
BIAS Pin Current in Nap Mode	EN = Low		120	300	420	μA
BIAS Pin Current, $V_{IN} = 1.3V, V_{OUT} = 1V$	$  \begin{aligned} I_{OUT} &= 10 \text{mA} \\ I_{OUT} &= 100 \text{mA} \\ I_{OUT} &= 500 \text{mA} \\ I_{OUT} &= 1A \\ I_{OUT} &= 2.5A \\ I_{OUT} &= 5A \end{aligned} $	• • • •	0.75 1.25 2.0 2.6 3.5 4.5	1.08 1.8 3.0 3.8 5.2 6.9	1.5 2.4 4.0 5.0 7.0 10.0	mA mA mA mA mA
Current Limit (Note 5)	$ \begin{array}{l} V_{IN} - V_{OUT} < 0.3V,  V_{BIAS} = 3.3V \\ V_{IN} - V_{OUT} = 1.0V,  V_{BIAS} = 3.3V \\ V_{IN} - V_{OUT} = 1.7V,  V_{BIAS} = 3.3V \end{array} $	•	5.1 3.2 1.2	6.4 4.5 2.5	7.7 5.8 4.3	A A A
I <sub>MON</sub> Full-Scale Output Current (Note 3)	$I_{OUT} = 5A, V_{IN} - V_{OUT} = 0.3V, V_{OUT} = 0.8V, 1.8V$		1.6	2.0	2.4	mA
I <sub>MON</sub> /I <sub>OUT</sub> Scale (Note 3)	$1A \le I_{OUT} \le 5A, V_{IN} - V_{OUT} = 0.3V, V_{OUT} = 0.8V, 1.8V$		340	400	460	μA/A
Reverse Output Current (Note 8)	$V_{IN} = 0V, V_{OUT} = 1.8V$			300	450	μA
PWRGD V <sub>OUT</sub> Threshold	Percentage of $V_{OUT(NOMINAL)}, V_{OUT}$ Rising Percentage of $V_{OUT(NOMINAL)}, V_{OUT}$ Falling	•	87 82	90 85	93 88	%
PWRGD V <sub>OL</sub>	I <sub>PWRGD</sub> = 200µA (Fault Condition)	•		50	150	mV
V <sub>BIAS</sub> Undervoltage Lockout	V <sub>BIAS</sub> Rising V <sub>BIAS</sub> Falling	•	1.1 0.9	1.55 1.4	2.1 1.7	V V
$V_{IN}$ - $V_{OUT}$ Servo Voltage by VIOC		•	250	300	350	mV
VIOC Output Current	$      V_{IN} = V_{OUT(NOMINAL)} + 150mV, Sourcing Out of the Pin \\       V_{IN} = V_{OUT(NOMINAL)} + 450mV, Sinking Into the Pin $	•	160 170	235 255	310 340	μΑ μΑ
$V_{\text{IL}}$ Input Threshold (Logic-0 State), $V_{02},V_{01},V_{00}$	Input Falling	•			0.25	V

### ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at  $T_A = 25^{\circ}$ C.  $C_{OUT} = 15\mu$ F (Note 9),  $V_{IN} = V_{OUT} + 0.3V$  (Note 5),  $V_{BIAS} = 2.5V$  unless otherwise noted.

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IZ</sub> Input Range (Logic-Z State), V <sub>02</sub> , V <sub>01</sub> , V <sub>00</sub>		•	0.75		V <sub>BIAS</sub> – 0.9	V
$V_{\text{IH}}$ Input Threshold (Logic-1 State), $V_{02}, V_{01}, V_{00}$	Input Rising	•	V <sub>BIAS</sub> – 0.25			V
Input Hysteresis (Both Thresholds), V <sub>02</sub> , V <sub>01</sub> , V <sub>00</sub>				60		mV
Input Current High, V <sub>02</sub> , V <sub>01</sub> , V <sub>00</sub>	$V_{IH} = V_{BIAS} = 2.5V$ , Current Flows Into Pin	•		25	40	μA
Input Current Low, V <sub>02</sub> , V <sub>01</sub> , V <sub>00</sub>	$V_{IL}$ = 0V, $V_{BIAS}$ = 2.5V, Current Flows Out of Pin	•		25	40	μA
EN Pin Threshold	$V_{OUT}$ = Off to On, $V_{BIAS}$ = 2.5V $V_{OUT}$ = On to Off, $V_{BIAS}$ = 2.5V	•	0.9		1.4	V V
	$V_{OUT}$ = Off to On, $V_{BIAS}$ = 2.2V to 3.6V $V_{OUT}$ = On to Off, $V_{BIAS}$ = 2.2V to 3.6V	•	0.36 • V <sub>BIAS</sub>		0.56 • V <sub>BIAS</sub>	V V
EN Pin Logic High Current	$V_{EN} = V_{BIAS} = 2.5V$		2.5	4.0	6.5	μA
EN Pin Logic Low Current	$V_{EN} = 0V$	•			0.1	μA
V <sub>BIAS</sub> Ripple Rejection	$V_{BIAS}$ = $V_{OUT}$ + 1.5 $V_{AVG},$ $V_{RIPPLE}$ =0.5 $V_{P-P}$ , $f_{RIPPLE}$ = 120Hz, $V_{IN}$ – $V_{OUT}$ = 300mV, $I_{OUT}$ = 2.5A			75		dB
V <sub>IN</sub> Ripple Rejection (Notes 3, 4, 5)	$V_{BIAS}$ = 2.5V, $V_{RIPPLE}$ = 50mV_PP, $f_{RIPPLE}$ = 120Hz, $V_{IN}-V_{OUT}$ = 300mV, $I_{OUT}$ = 2.5A			66		dB
Reference Voltage Noise (REF/BYP Pin)	C <sub>REF/BYP</sub> = 10nF, BW = 10Hz to 100kHz			10		μV <sub>RMS</sub>
Output Voltage Noise	$V_{OUT}$ = 1V, $I_{OUT}$ = 5A, $C_{REF/BYP}$ = 10nF, $C_{OUT}$ = 15µF, BW = 10Hz to 100kHz			25		μV <sub>RMS</sub>

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2**: The LT3071 regulators are tested and specified under pulse load conditions such that  $T_J \cong T_A$ . The LT3071E is 100% tested at  $T_A = 25^{\circ}$ C. Performance at -40°C and 125°C is assured by design, characterization and correlation with statistical process controls. The LT3071I is guaranteed over the -40°C to 125°C operating junction temperature range. The LT3071MP is 100% tested and guaranteed over the -55°C to 125°C operating junction temperature range.

**Note 3:** To maintain proper performance and regulation, the BIAS supply voltage must be higher than the IN supply voltage. For a given V<sub>OUT</sub>, the BIAS voltage must satisfy the following conditions:  $2.2V \le V_{BIAS} \le 3.6V$  and  $V_{BIAS} \ge (1.25 \bullet V_{OUT} + 1V)$ . For  $V_{OUT} \le 0.95V$ , the minimum BIAS voltage is limited to 2.2V.

**Note 4:** Operating conditions are limited by maximum junction temperature. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. When operating at maximum output current, limit the input voltage range to  $V_{IN} < V_{OUT} + 500$ mV.


**Note 5:** The LT3071 incorporates safe operating area protection circuitry. Current limit decreases as the V<sub>IN</sub>-V<sub>OUT</sub> voltage increases. Current limit foldback starts at V<sub>IN</sub> – V<sub>OUT</sub> > 500mV. See the Typical Performance Characteristics for a graph of Current Limit vs V<sub>IN</sub> – V<sub>OUT</sub> voltage. The current limit foldback feature is independent of the thermal shutdown circuity.


Note 6: Dropout voltage,  $V_{DO},$  is the minimum input to output voltage differential at a specified output current. In dropout, the output voltage equals  $V_{IN}-V_{DO}.$ 

**Note 7:** GND pin current is tested with  $V_{IN} = V_{OUT(NOMINAL)} + 300mV$  and a current source load. VIOC is a buffered output determined by the value of  $V_{OUT}$  as programmed by the  $V_{02}$ - $V_{00}$  pins. VIOC's output is independent of the margining function.


**Note 8:** Reverse output current is tested with the IN pins grounded and the OUT + SENSE pins forced to the rated output voltage. This is measured as current into the OUT + SENSE pins.

**Note 9:** Frequency Compensation: The LT3071 must be frequency compensated at its OUT pins with a minimum  $C_{OUT}$  of 15µF configured as a cluster of (15×) 1µF ceramic capacitors or as a graduated cluster of 10µF/4.7µF/2.2µF ceramic capacitors of the same case size. Linear Technology only recommends X5R or X7R dielectric capacitors.






Dropout Voltage vs Temperature




Dropout Voltage vs Temperature




**Output Voltage (1V)** 

Dropout Voltage vs V<sub>BIAS</sub> 200 I<sub>OUT</sub> = 5A T<sub>J</sub> = 25°C 180 160 DROPOUT VOLTAGE (mV) 140 120 100 80 60 40 OUT = 1.8V 20 - - OUT = 1.5V --- 0UT = 0.8V 0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 BIAS VOLTAGE (V) 3071 G05

Output Voltage (0.8V) vs Temperature




Output Voltage (1.5V) vs Temperature





Rev. D


3071 GO4















**BIAS Pin Undervoltage Lockout** 









#### **PWRGD VOL vs Temperature**






ισν. D



Rev. D


71 633

10M




<sup>-</sup>

Rev. D




#### V<sub>BIAS</sub> = 2.5V TO 3.3V I<sub>OUT</sub> = 10mA $C_{OUT} = 10\mu F + 4.7\mu F + 2.2\mu F$ SEE APPLICATIONS INFORMATION FOR START-UP DETAILS 0.2 0.3 0.4 0.5 REF/BYP CAPACITANCE (µF) 3071 G47


#### Nap Mode Recovery Time vs IOUT




**Output Noise Spectral Density** 




**Input Voltage Line Transient** Response




**RMS Output Noise** vs Output Current




#### **Output Noise (10Hz to 100kHz)**





#### **Bias Voltage Line Transient** Response




#### **VIOC Amplifier IN-to-OUT** Servo Voltage









# PIN FUNCTIONS

**VIOC (Pin 1):** Voltage for In-to-Out Control. The IC incorporates a unique tracking function to control a buck regulator powering the LT3071's input. The VIOC pin is the output of this tracking function that drives the buck regulator to maintain the LT3071's input voltage at  $V_{OUT}$  + 300mV. This function maximizes efficiency and minimizes power dissipation. See the Applications Information section for more information on proper control of the buck regulator.

**PWRGD (Pin 2):** Power Good. The PWRGD pin is an opendrain NMOS output that actively pulls low if any one of these fault modes is detected:

- $V_{OUT}$  is less than 90% of  $V_{OUT(NOMINAL)}$  on the rising edge of  $V_{OUT}.$
- +  $V_{OUT}\,drops\,below\,85\%$  of  $V_{OUT(NOMINAL)}$  for more than  $25\mu s.$
- Junction temperature typically exceeds 145°C.
- V<sub>BIAS</sub> is less than its undervoltage lockout threshold.
- The OUT-to-IN reverse-current detector activates.

See the Applications Information section for more information on PWRGD fault modes.

**REF/BYP (Pin 3):** Reference Filter. The pin is the output of the bandgap reference and has an impedance of approximately  $19k\Omega$ . This pin must not be externally loaded. Bypassing the REF/BYP pin to GND with a 10nF capacitor decreases output voltage noise and provides a soft-start function to the reference. LTC recommends the use of a high quality, low leakage capacitor. See the Applications Information section for more information on noise and output voltage margining considerations.

**GND (Pins 4, 9-14, 20, 26, Exposed Pad Pin 29):** Ground. The exposed pad of the QFN package is an electrical connection to GND. To ensure proper electrical and thermal performance, solder Pin 29 to the PCB ground and tie to all GND pins of the package. These GND pins are fused to the internal die attach paddle and the exposed pad to optimize heat sinking and thermal resistance characteristics. See the Applications Information section for thermal considerations and calculating junction temperature. **IN (Pins 5, 6, 7, 8):** Input Supply. These pins supply power to the high current pass transistor. Tie all IN pins together for proper performance. The LT3071 requires a bypass capacitor at IN to maintain stability and low input impedance over frequency. A  $47\mu$ F input bypass capacitor suffices for most battery and power plane impedances. Minimizing input trace inductance optimizes performance. Applications that operate with low V<sub>IN</sub>-V<sub>OUT</sub> differential voltages and that have large, fast load transients may require much higher input capacitor requirements to prevent the input supply from drooping and allowing the regulator to enter dropout. See the Applications Information section for more information on input capacitor requirements.

**OUT (Pins 15, 16, 17, 18):** Output. These pins supply power to the load. Tie all OUT pins together for proper performance. A minimum output capacitance of  $15\mu$ F is required for stability. LTC recommends low ESR, X5R or X7R dielectric ceramic capacitors for best performance. A parallel ceramic capacitor combination of  $10\mu$ F +  $4.7\mu$ F +  $2.2\mu$ F or  $15 \ 1\mu$ F ceramic capacitors in parallel provide excellent stability and load transient response. Large load transient applications require larger output capacitors to limit peak voltage transients. See the Applications Information section for more information on output capacitor requirements.

**SENSE (Pin 19):** Kelvin Sense for OUT. The SENSE pin is the inverting input to the error amplifier. Optimum regulation is obtained when the SENSE pin is connected to the OUT pins of the regulator. In critical applications, the resistance ( $R_P$ ) of PCB traces between the regulator and the load cause small voltage drops, creating a load regulation error at the point of load. Connecting the SENSE pin at the load instead of directly to OUT eliminates this voltage error. Figure 1 illustrates this Kelvin-Sense connection method. Note that the voltage drop across the external PCB traces adds to the dropout voltage of the regulator. The SENSE pin input bias current depends on the selected output voltage. SENSE pin input current varies from 50µA typically at  $V_{OUT} = 0.8V$  to 300µA typically at  $V_{OUT} = 1.8V$ .

### PIN FUNCTIONS

**I**<sub>MON</sub> (Pin 21): Output Current Monitor. The I<sub>MON</sub> pin sources a current typically equal to  $I_{OUT}/2500$  or  $400\mu$ A per amp of output current. Terminating this pin with a resistor to GND produces a voltage proportional to  $I_{OUT}$ . For example, at  $I_{OUT} = 5A$ ,  $I_{MON}$  typically sources 2mA. With a 1k resistor to GND, this produces 2V. If  $I_{MON}$  is unused, tie this pin to  $V_{BIAS}$ .

**MARGA (Pin 22):** Analog Margining. This pin margins the output voltage over a continuous analog range of  $\pm 10\%$ . Tying this pin to GND adjusts output voltage by -10%. Driving this pin to 1.2V adjusts output voltage by  $\pm 10\%$ . A voltage source or a voltage output DAC is ideal for driving this pin. If the MARGA function is not used, either float this pin or terminate with a 1nF capacitor to GND.

 $V_{00}$ ,  $V_{01}$  and  $V_{02}$  (Pins 23, 24, 25): Output Voltage Select. These three-state pins combine to select a nominal output voltage from 0.8V to 1.8V in increments of 50mV. Output voltage is limited to 1.8V maximum by an internal override of  $V_{01}$  when  $V_{02} = high$ . The input logic *low* threshold is less than 250mV referenced to GND and the logic *high* threshold is greater than  $V_{BIAS} - 250mV$ . The range between these two thresholds as set by a window comparator defines the logic *Hi-Z* state. See Table 1 in the

Applications Information section that defines the  $V_{02}, V_{01}$  and  $V_{00}$  settings versus  $V_{0UT}.$ 

**BIAS (Pin 27):** Bias Supply. This pin supplies current to the internal control circuitry and the output stage driving the pass transistor. The LT3071 requires a minimum 2.2µF bypass capacitor for stability and proper operation. To ensure proper operation, the BIAS voltage must satisfy the following conditions:  $2.2V \le V_{BIAS} \le 3.6V$  and  $V_{BIAS} \ge (1.25 \cdot V_{OUT} + 1V)$ . For  $V_{OUT} \le 0.95V$ , the minimum BIAS voltage is limited to 2.2V.

**EN (Pin 28):** Enable. This pin enables/disables the output device only. The internal reference and all support functions are active if  $V_{BIAS}$  is above its UVLO threshold. Pulling EN low keeps the reference circuit active, but disables the output pass transistor and puts the LT3071 into a low power *nap* mode. The maximum rising EN threshold is ratioed to 0.56% of  $V_{BIAS}$  and the minimum falling ENx threshold is 0.36% of  $V_{BIAS}$ . Drive the EN pin with either a digital logic port or an open-collector NPN or an open-drain NMOS terminated with a pull-up resistor to  $V_{BIAS}$ . The pull-up resistor must be less than 35k to meet the  $V_{IH}$  condition of the EN pin. If unused, connect EN to BIAS.





Figure 1. Kelvin Sense Connection

# **BLOCK DIAGRAM**



#### Introduction

Current generation FPGA and ASIC processors place stringent demands on the power supplies that power the core, I/O and transceiver channels. These microprocessors may cycle load current from near zero to amps in tens of nanoseconds. Output voltage specifications, especially in the 1V range, require tight tolerances including transient response as part of the requirement. Some ASIC processors require only a single output voltage from which the core and I/O circuitry operate. Some high performance FPGA processors require separate power supply voltages for the processor core, the I/O, and the transceivers. Often, these supply voltages must be low noise and high bandwidth to achieve the lowest bit-error rates. These requirements mandate the need for very accurate, low noise, high current, very high speed regulator circuits that operate at low input and output voltages.

The LT3071 is a low voltage, UltraFast transient response linear regulator. The device supplies up to 5A of output current with a typical dropout voltage of 85mV. A 0.01 $\mu$ F reference bypass capacitor decreases output voltage noise to 25 $\mu$ V<sub>RMS</sub> (BW = 10Hz to 100kHz). The LT3071's high bandwidth provides UltraFast transient response using low ESR ceramic output capacitors (15 $\mu$ F minimum), saving bulk capacitance, PCB area and cost.

The LT3071's features permit *state-of-the-art* linear regulator performance. The LT3071 is ideal for high performance FPGAs, microprocessors, sensitive communication supplies, and high current logic applications that also operate over low input and output voltages.

Output voltage for the LT3071 is digitally selectable in 50mV increments over a 0.8V to 1.8V range. An analog margining function allows the user to adjust system output voltage over a continuous  $\pm 10\%$  range.

The LT3071 provides an output current monitor that typically sources a current of  $I_{OUT}/2500$  or  $400\mu$ A per amp of  $I_{OUT}$  at its  $I_{MON}$  pin. Terminating the  $I_{MON}$  pin to GND with a resistor produces a voltage proportional to

output current. This permits a user to measure system performance such as output power or if output current exceeds or falls below some threshold.

The IC incorporates a unique tracking function, which if enabled by the user, controls an upsteam regulator powering the LT3071's input (see Figure 8). This tracking function drives the buck regulator to maintain the LT3071's input voltage to  $V_{OUT}$  + 300mV. This input-to-output voltage control allows the user to change the regulator output voltage, and have the switching regulator powering the LT3071's input to track to the optimum input voltage with no component changes.

This combines the efficiency of a switching regulator with superior linear regulator response. It also permits thermal management of the system even with a maximum 5A output load.

LT3071 internal protection includes input undervoltage lockout (UVLO), reverse-current protection, precision current limiting with power foldback and thermal shutdown. The LT3071 regulator is available in a thermally enhanced 28-lead, 4mm × 5mm QFN package.

The LT3071's architecture drives an internal N-channel power MOSFET as a source follower. This configuration permits a user to obtain an extremely low dropout, Ultra-Fast transient response regulator with excellent high frequency PSRR performance. The LT3071 achieves superior regulator bandwidth and transient load performance by eliminating expensive bulk tantalum or electrolytic capacitors in the most modern and demanding microprocessor applications. Users realize significant cost savings as all additional bulk capacitance is removed. The additional savings of insertion cost, purchasing/inventory cost and board space are readily apparent. Precision incremental output voltage control accommodates legacy and future microprocessor power supply voltages.

Output capacitor networks simplify to direct parallel combinations of ceramic capacitors. Often, the high frequency ceramic decoupling capacitors required by these various

FPGA and ASIC processors are sufficient to stabilize the system (see Stability and Output Capacitance section). This regulator design provides ample bandwidth and responds to transient load changes in a few hundred nanoseconds versus regulators that respond in many microseconds.

The LT3071 also incorporates precision current limiting, enable/disable control of output voltage and integrated overvoltage and thermal shutdown protection. The LT3071's unique design combines the benefits of low dropout voltage, high functional integration, precision performance and UltraFast transient response, as well as providing significant cost savings on the output capacitance needed in fast load transient applications.

As lower voltage applications become increasingly prevalent with higher frequency switching power supplies, the LT3071 offers superior regulation and an appreciable component cost savings. The LT3071 steps to the next level of performance for the latest generation FPGAs, DSPs and microprocessors. The simple versatility and benefits derived from these circuits exceed the power supply needs of today's high performance microprocessors.

### **Programming Output Voltage**

Three tri-level input pins,  $V_{02}$ ,  $V_{01}$  and  $V_{00}$ , select the value of output voltage. Table 1 illustrates the 3-bit digital word to output voltage resulting from setting these pins *high, low* or allowing them to float.

These pins may be tied *high* or *low* by either pin-strapping them to  $V_{BIAS}$  or driving them with digital ports. Pins that float may either actually float or require logic that has *Hi-Z* output capability. This allows output voltage to be dynamically changed if necessary.

Output voltage is selectable from a minimum of 0.8V to a maximum of 1.8V in increments of 50mV. The MSB,  $V_{02}$ , sets the *pedestal* voltage, and the LSB's,  $V_{01}$  and  $V_{00}$  increment  $V_{0UT}$ .

Output voltage is limited to 1.8V maximum by an internal override of  $V_{01}$  (default to *low*) when  $V_{02} = high$ .

V <sub>02</sub>	V <sub>01</sub>	V <sub>00</sub>	V <sub>OUT(NOM)</sub>	V <sub>02</sub>	V <sub>01</sub>	V <sub>OO</sub>	V <sub>OUT(NOM)</sub>
0	0	0	0.80V	Ζ	0	1	1.35V
0	0	Z	0.85V	Ζ	Z	0	1.40V
0	0	1	0.90V	Ζ	Ζ	Z	1.45V
0	Z	0	0.95V	Ζ	Z	1	1.50V
0	Z	Z	1.00V	Ζ	1	0	1.55V
0	Z	1	1.05V	Z	1	Z	1.60V
0	1	0	1.10V	Ζ	1	1	1.65V
0	1	Z	1.15V	1	Х	0	1.70V
0	1	1	1.20V	1	Х	Z	1.75V
Z	0	0	1.25V	1	Х	1	1.80V
Ζ	0	Z	1.30V				

Table 1:  $V_{02}$  to  $V_{00}$  Settings vs Output Voltage

X = Don't Care, 0 = Low, Z = Float, 1 = High

The input logic *low* threshold is less than 250mV referenced to GND and the logic *high* threshold is greater than  $V_{BIAS} - 250$ mV. The range between these two thresholds as set by a window comparator defines the logic *Hi-Z* state.

#### **REF/BYP—Voltage Reference**

This pin is the buffered output of the internal bandgap reference and has an output impedance of  $\cong$  19k $\Omega$ . The design includes an internal compensation pole at f<sub>C</sub> = 4kHz. A 10nF REF/BYP capacitor to GND creates a low-pass pole at f<sub>LP</sub> = 840Hz. The 10nF capacitor decreases reference voltage noise to about 10 $\mu$ V<sub>RMS</sub> and soft-starts the reference. The LT3071 only soft-starts the reference voltage during an initial turn-on sequence. If the EN pin is toggled low after initial turn-on, the reference remains powered-up. Therefore, toggling the EN pin from low to high does not soft-start the reference. Only by turning the BIAS supply voltage on and off will the reference be soft-started. Output voltage noise is the RMS sum of the reference voltage noise in addition to the amplifier noise.

The REF/BYP pin must not be DC loaded by anything except for applications that parallel other LT3071 regulators for higher output currents. Consult the Applications section on Paralleling for further details.

#### **Output Voltage Margining**

The LT3071's analog margining pin, MARGA, provides a continuous output voltage adjustment range of  $\pm 10\%$ . It margins V<sub>OUT</sub> by adjusting the internal 600mV reference voltage up and down. The MARGA pin's typical input impedance is 190k $\Omega$  between MARGA and the internal V<sub>REF</sub> node. Driving MARGA with 600mV to 1.2V provides 0% to 10% of adjustment. Driving MARGA with 600mV to 0V provides 0% to -10% of adjustment. If unused, allow MARGA to float or bypass this pin with a 1nF capacitor to GND. Note that the analog margining function does not adjust the PWRGD threshold. Therefore, negative analog margining may trip the PWRGD comparator and toggle the PWRGD flag.

#### Enable Function—Turning On and Off

The EN pin enables/disables the output device only. The LT3071 reference and all support functions remain active if  $V_{BIAS}$  is above its UVLO threshold. Pulling the EN pin low puts the LT3071 into *nap* mode. In *nap* mode, the reference circuit is active, but the output is disabled and quiescent current decreases.

Drive the EN pin with either a digital logic port or an opencollector NPN or an open-drain NMOS terminated with a pull-up resistor to  $V_{BIAS}$ . The pull-up resistor must be less than 35k to meet the  $V_{IH}$  condition of the EN pin. If unused, connect EN to BIAS.

#### Input Undervoltage Lockout on BIAS Pin

An internal undervoltage lockout (UVLO) comparator monitors the BIAS supply voltage. If  $V_{BIAS}$  drops below the UVLO threshold, all functions shut down, the pass transistor is gated off and output current falls to zero. The typical BIAS pin UVLO threshold is 1.55V on the rising edge of  $V_{BIAS}$ . The UVLO circuit incorporates about 150mV of hysteresis on the falling edge of  $V_{BIAS}$ .

#### High Efficiency Linear Regulator—Input-to-Output Voltage Control

The VIOC (voltage input-to-output control) pin is a function to control a switching regulator and facilitate a design solution that maximizes system efficiency at high load currents and still provides low dropout voltage performance.

The VIOC pin is the output of an integrated transconductance amplifier that sources and sinks about 250µA of current. It typically regulates the output of most LTC<sup>®</sup> switching regulators or LTM<sup>®</sup> power modules, by sinking current from the ITH compensation node. The VIOC function controls a buck regulator powering the LT3071's input by maintaining the LT3071's input voltage to V<sub>OUT</sub> + 300mV. This 300mV V<sub>IN</sub>-V<sub>OUT</sub> differential voltage is chosen to provide fast transient response and good high frequency PSRR while minimizing power dissipation and maximizing efficiency. For example, 1.5V to 1.2V conversion and 1.3V to 1V conversion yield 1.5W maximum power dissipation at 5A full output current.

Figure 2 depicts that the switcher's feedback resistor network sets the maximum switching regulator output voltage if the linear regulator is disabled. However, once the LT3071 is enabled, the VIOC feedback loop decreases the switching regulator output voltage back to  $V_{OUT}$  + 300mV.

Using the VIOC function creates a feedback loop between the LT3071 and the switching regulator. As such, the feedback loop must be frequency compensated for stability. Fortunately, the connection of VIOC to many LTC switching regulator ITH pins represents a high impedance characteristic which is the optimum circuit node to frequency compensate the feedback loop. Figure 2 illustrates the typical frequency compensation network used at the VIOC node to GND.

The VIOC amplifier characteristics are:

 $g_m = 3.2mS$ ,  $I_{OUT} = \pm 250\mu A$ , BW = 10MHz.

If the VIOC function is not used, terminate the VIOC pin to GND with a small capacitor (1000pF) to prevent oscillations.




Figure 2. VIOC Control Block Diagram

### PWRGD—Power Good

PWRGD pin is an open-drain NMOS digital output that actively pulls low if any one of these fault modes is detected:

- $V_{OUT}$  is less than 90% of  $V_{OUT(NOMINAL)}$  on the rising edge of  $V_{OUT}.$
- +  $V_{OUT}\,drops\,below\,85\%$  of  $V_{OUT(NOMINAL)}$  for more than  $25\mu s.$
- V<sub>BIAS</sub> is less than its undervoltage lockout threshold.
- The OUT-to-IN reverse-current detector activates.
- Junction temperature exceeds 145°C typically.\*

\*The junction temperature detector is an early warning indicator that trips approximately 20°C before thermal shutdown engages.

### Stability and Output Capacitance

The LT3071's feedback loop requires an output capacitor for stability. Choose  $C_{OUT}$  carefully and mount it in close proximity to the LT3071's OUT and GND pins. Include wide routing planes for OUT and GND to minimize inductance. If possible, mount the regulator immediately adjacent to the application load to minimize distributed inductance for optimal load transient performance. Point-of-load applications present the best case layout scenario for extracting full LT3071 performance.

Low ESR, X5R or X7R ceramic chip capacitors are the LTC recommended choice for stabilizing the LT3071. Additional bulk capacitors distributed beyond the immediate decoupling capacitors are acceptable as their parasitic ESL and ESR, combined with the distributed PCB inductance isolates them from the primary compensation pole provided by the local surface mount ceramic capacitors.

The LT3071 requires a minimum output capacitance of  $15\mu$ F for stability. LTC strongly recommends that the output capacitor network consist of several low value ceramic capacitors in parallel.

#### Why Do Multiple, Small-Value Output Capacitors Connected in Parallel Work Better?

The LT3071's unity-gain bandwidth with C<sub>OUT</sub> of 15µF is about 1MHz at its full-load current of 5A. Surface mounted MLCC capacitors have a self-resonance frequency of  $f_R = 1/(2\pi\sqrt{LC})$ , which must be pushed to a frequency higher than the regulator bandwidth. Standard MLCC capacitors are acceptable. To keep the resonant frequency greater than 1MHz, the product  $1/(2\pi\sqrt{LC})$  must be greater than 1MHz. At this bandwidth, PCB vias can add significant inductance, thus the fundamental decoupling capacitors must be mounted on the same plane as the LT3071.

Typical 0603 or 0805 case-size capacitors have an ESL of ~800pH and PCB mounting can contribute up to ~200pH. Thus, it becomes necessary to reduce the parasitic inductance by using a parallel capacitor combination. A suitable methodology must control this paralleling as capacitors with the same self-resonant frequency, f<sub>B</sub>, will form a tank circuit that can induce ringing of their own accord. Small amounts of ESR ( $5m\Omega$  to  $20m\Omega$ ) have some benefit in dampening the resonant loop, but higher ESRs degrade the capacitor response to transient load steps with rise/fall times less than 1µs. The most area efficient parallel capacitor combination is a graduated 4/2/1 scale of f<sub>B</sub> of the same case size. Under these conditions, the individual ESLs are relatively uniform, and the resonance peaks are deconstructively spread beyond the regulator bandwidth. The recommended parallel combination that approximates 15µF is 10µF + 4.7µF + 2.2µF. Capacitors with case sizes larger than 0805 have higher ESL and lower ESR ( $<5m\Omega$ ). Therefore, more capacitors with smaller values (<10µF) must be chosen. Users should consider new generation, low inductance capacitors to push out f<sub>R</sub> and maximize stability. Refer to the surface mount ceramic capacitor manufacturer's data sheets for capacitor specifications. Figure 3 illustrates an optimum PCB layout for the parallel output capacitor combination, but also illustrates the GND connection between the IN capacitor and the OUT capacitors to minimize the AC GND loop for fast load transients. This tight bypassing connection minimizes EMI and optimizes bypassing.

Many of the applications in which the LT3071 excels, such as FPGA, ASIC processor or DSP supplies, typically require a high frequency decoupling capacitor network for the device being powered. This network generally consists of many low value ceramic capacitors in parallel. In some applications, this total value of capacitance may be close to the LT3071's minimum  $15\mu$ F capacitance requirement. This may reduce the required value of capacitance directly at the LT3071's output. Multiple low value capacitors in parallel present a favorable frequency characteristic that pushes many of the parasitic poles/zeroes beyond the LT3071's unity-gain crossover frequency. This technique illustrates the method that extracts the full bandwidth performance of the LT3071.

Give additional consideration to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics used are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but they tend to have strong voltage and temperature coefficients as shown in Figures 4 and 5. When used with a 5V regulator, a 16V 10 $\mu$ F Y5V capacitor can exhibit an effective value as low as 1 $\mu$ F to 2 $\mu$ F for the DC bias voltage applied and over the operating temperature range. The X5R and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor.




Figure 3. Example PCB Layout




Figure 4. Ceramic Capacitor DC Bias Characteristics

The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values. Care still must be exercised when using X5R and X7R capacitors: the X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance change due to DC bias with X5R and X7R capacitors is better than Y5V and Z5U capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltage should be verified. Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric microphone works. For a ceramic capacitor the stress can be induced by vibrations in the system or thermal transients.

### Stability and Input Capacitance

The LT3071 is stable with a minimum capacitance of  $47\mu$ F connected to its IN pins. Use low ESR capacitors to minimize instantaneous voltage drops under large load transient conditions. Large V<sub>IN</sub> droops during large load transients may cause the regulator to enter dropout with corresponding degradation in load transient response. Increased values of input and output capacitance may be necessary depending on an application's requirements.




Figure 5. Ceramic Capacitor Temperature Characteristics

Sufficient input capacitance is critical as the circuit is intentionally operated close to dropout to minimize power. Ideally, the output impedance of the supply that powers IN should be less than  $10m\Omega$  to support a 5A load with large transients.

In cases where wire is used to connect a power supply to the input of the LT3071 (and also from the ground of the LT3071 back to the power supply ground), large input capacitors are required to avoid an unstable application.

This is due to the inductance of the wire forming an LC tank circuit with the input capacitor and not a result of the LT3071 being unstable. The self inductance, or isolated inductance, of a wire is directly proportional to its length. However, the diameter of a wire does not have a major influence on its self inductance. For example, one inch of 18-AWG, 0.04 inch diameter wire has 28nH of self inductance. The self inductance of a 2-AWG isolated wire with a diameter of 0.26 inch is about half the inductance of a 18-AWG wire. The overall self inductance of a wire can be reduced in two ways. One is to divide the current flowing towards the LT3071 between two parallel conductors which flows in the same direction in each. In this case, the farther the wires are placed apart from each other, the more inductance will be reduced, up to a 50% reduction when placed a few inches apart. Splitting the wires basically connects two equal inductors in parallel. However, when placed in close proximity from each other, mutual inductance is added to the overall self inductance of the

wires. The most effective way to reduce overall inductance is to place the forward and return-current conductors (the wire for the input and the wire for the return ground) in very close proximity. Two 18-AWG wires separated by 0.05 inch reduce the overall self inductance to about onefourth of a single isolated wire. If the LT3071 is powered by a battery mounted in close proximity with ground and power planes on the same circuit board, a  $47\mu$ F input capacitor is sufficient for stability. However, if the LT3071 is powered by a distant supply, use a low ESR, large value input capacitor on the order of  $330\mu$ F. As power supply output impedance varies, the minimum input capacitance needed for application stability also varies.

#### **Bias Pin Capacitance Requirements**

The BIAS pin supplies current to most of the internal control circuitry and the output stage driving the pass transistor. The LT3071 requires a minimum 2.2µF bypass capacitor for stability and proper operation. To ensure proper operation, the BIAS voltage must satisfy the following conditions:  $2.2V \le V_{BIAS} \le 3.6V$  and  $V_{BIAS} \ge (1.25 \bullet V_{OUT} + 1V)$ . For  $V_{OUT} \le 0.95V$ , the minimum BIAS voltage is limited to 2.2V.

### Load Regulation

The LT3071 provides a Kelvin sense pin for V<sub>OUT</sub>, allowing the application to correct for parasitic package and PCB I-R drops. However, LTC recommends that the SENSE pin terminate in close proximity to the LT3071's OUT pins. This minimizes parasitic inductance and optimizes regulation. The LT3071 handles moderate levels of output line impedance, but excessive impedance between V<sub>OUT</sub> and C<sub>OUT</sub> causes excessive phase shift in the feedback loop and adversely affects stability.

Figure 1 in the Pin Functions section illustrates the Kelvinsense connection method that eliminates voltage drops due to PCB trace resistance. However, note that the voltage drop across the external PCB traces adds to the dropout voltage of the regulator. The SENSE pin input bias current depends on the selected output voltage. SENSE pin input current varies from 50µA typically at  $V_{OUT} = 0.8V$  to 300µA typically at  $V_{OUT} = 1.8V$ .

#### **Short-Circuit and Overload Recovery**

Like many IC power regulators, the LT3071 has safe operating area (SOA) protection. The safe area protection decreases current limit as input-to-output voltage increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltage up to the absolute maximum voltage rating.  $V_{BIAS}$  must be above the UVLO threshold for any function. The LT3071 has a precision current limit specified at ±20% that is active if  $V_{BIAS}$  is above UVLO.

Under conditions of maximum ILOAD and maximum  $V_{IN}$ - $V_{OUT}$  the device's power dissipation peaks at about 3W. If ambient temperature is high enough, die junction temperature will exceed the 125°C maximum operating temperature. If this occurs, the LT3071 relies on two additional thermal safety features. At about 145°C, the PWRGD output pulls *low* providing an early warning of an impending thermal shutdown condition. At 165°C typically, the LT3071's thermal shutdown engages and the output is shut down until the IC temperature falls below the thermal hysteresis limit. The SOA protection decreases current limit as the IN-to-OUT voltage increases and keeps the power dissipation at safe levels for all values of input-to-output voltage. The LT3071 provides some output current at all values of input-to-output voltage up to the absolute maximum voltage rating. See the Current Limit vs V<sub>IN</sub> curve in the Typical Performance Characteristics.

During start-up, after the BIAS voltage has cleared its UVLO threshold and  $V_{IN}$  is increasing, output voltage increases at the rate of current limit charging  $C_{OUT}$ .

With a high input voltage, a problem can occur where the removal of an output short will not allow the output voltage to recover. Other regulators with current limit foldback also exhibit this phenomenon, so it is not unique to the LT3071. The load line for such a load may intersect the output current curve at two points: normal operation and the SOA restricted load current settings. A common situation is immediately after the removal of a short circuit, but with a static load  $\geq$  1A. In this situation, removal of the load or reduction of  $I_{OUT}$  to <1A will clear this condition and allow  $V_{OUT}$  to return to normal regulation.

#### **Reverse Voltage**

The LT3071 incorporates a circuit that detects if V<sub>IN</sub> decreases below V<sub>OUT</sub>. This reverse-voltage detector has a typical threshold of about  $(V_{IN} - V_{OUT}) = -6mV$ . If the threshold is exceeded, this detector circuit turns off the drive to the internal NMOS pass transistor, thereby turning off the output. The output pulls low with the load current discharging the output capacitance. This circuit's intent is to limit and prevent back-feed current from OUT to IN if the input voltage collapses due to a fault or overload condition. It should be noted that a negative (–) reverse detection threshold implies that a small back-feed current can flow from V<sub>OUT</sub> to V<sub>IN</sub>, as long as the DUT is enabled. To guarantee shutdown the enable (EN) pin must be pulled low.

### **Thermal Considerations**

The LT3071's maximum rated junction temperature of 125°C limits its power handling capability and is dominated by the output current multiplied by the input/output voltage differential:

 $I_{OUT} \bullet (V_{IN} - V_{OUT})$ 

The LT3071's internal power and thermal limiting circuitry protect it under overload conditions. For continuous normal load conditions, do not exceed the maximum junction temperature of 125°C. Give careful consideration to all sources of thermal resistance from junction to ambient. This includes junction to case, case-to-heat sink interface, heat sink resistance or circuit board to ambient as the application dictates. Also, consider additional heat sources mounted in proximity to the LT3071. The LT3071 is a surface mount device and as such, heat sinking is accomplished by using the heat spreading capabilities of the PC board and its copper traces. Surface mount heat sinks and plated through-holes can also be used to spread the heat generated by power devices. Junction-to-case thermal resistance is specified from the IC junction to the bottom of the case directly below the die. This is the lowest resistance path for heat flow. Proper mounting is required to ensure the best possible thermal flow from this area of the package to the heat sinking material. Note that the exposed pad is electrically connected to GND.

Table 3 lists thermal resistance as a function of copper area in a fixed board size. All measurements were taken in still air on a 4-layer FR-4 board with 1 oz solid internal planes and 2 oz top/bottom external trace planes with a total board thickness of 1.6mm. PCB layers, copper weight, board layout and thermal vias affect the resultant thermal resistance. For further information on thermal resistance and high thermal conductivity test boards, refer to JEDEC standard JESD51, notably JESD51-12 and JESD51-7. Achieving low thermal resistance necessitates attention to detail and careful PCB layout.

COPPE	R AREA		THERMAL RESISTANCE
TOPSIDE*	BACK SIDE	<b>BOARD AREA</b>	(JUNCTION-TO-AMBIENT)
2500mm <sup>2</sup>	2500mm <sup>2</sup>	2500mm <sup>2</sup>	30°C/W
1000mm <sup>2</sup>	2500mm <sup>2</sup>	2500mm <sup>2</sup>	32°C/W
225mm <sup>2</sup>	2500mm <sup>2</sup>	2500mm <sup>2</sup>	33°C/W
100mm <sup>2</sup>	2500mm <sup>2</sup>	2500mm <sup>2</sup>	35°C/W

#### Table 3, UFD Plastic Package, 28-Lead QFN

\*Device is mounted on topside

#### **Calculating Junction Temperature**

Example: Given an output voltage of 0.9V, an input voltage range of 1.2V  $\pm$  5%, a BIAS voltage of 2.5V, a maximum output current of 4A and a maximum ambient temperature of 50°C, what will the maximum junction temperature be?

The power dissipated by the device equals:

 $I_{OUT(MAX)} \bullet (V_{IN(MAX)} - V_{OUT}) + (I_{BIAS} - I_{GND}) \bullet V_{OUT} + I_{GND} \bullet V_{BIAS}$ 

where:

 $I_{OUT(MAX)} = 4A$ 

 $V_{IN(MAX)} = 1.26V$ 

 $I_{BIAS}$  at ( $I_{OUT}$  = 4A,  $V_{BIAS}$  = 2.5V) = 6.91mA

$$I_{GND}$$
 at  $(I_{OUT} = 4A, V_{BIAS} = 2.5V) = 0.87mA$ 

thus:

 $P = 4A \bullet (1.26V - 0.9V) + (6.91mA - 0.87mA) \bullet 0.9V + 0.87mA \bullet 2.5V = 1.448W$ 

With the QFN package soldered to maximum copper area, the thermal resistance is 30°C/W. So the junction temperature rise above ambient equals:

1.448W at 30°C/W = 43.44°C

The maximum junction temperature equals the maximum ambient temperature plus the maximum junction temperature rise above ambient or:

 $T_{JMAX} = 50^{\circ}C + 43.44^{\circ}C = 93.44^{\circ}C$ 

Applications that cannot support extensive PCB space for heat sinking the LT3071 require a derating of output current or increased airflow.

#### Paralleling Devices for Higher IOUT

Multiple LT3071s may be paralleled to obtain higher output current. This paralleling concept borrows from the scheme employed by the LT3080.

To accomplish this paralleling, tie the REF/BYP pins of the paralleled regulators together. This effectively gives an averaged value of multiple 600mV reference voltage sources. Tie the OUT pins of the paralleled regulators to the common load plane through a small piece of PC trace ballast or an actual surface mount sense resistor beyond the primary output capacitors of each regulator. The required ballast is dependent upon the application output voltage and peak load current. The recommended ballast is that value which contributes 1% to load regulation. For example, two LT3071 regulators configured to output 1V, sharing a 10A load require  $2m\Omega$  of ballast at each output. The Kelvin SENSE pins connect to the regulator side of the ballast resistors to keep the individual control loops from conflicting with each other (see Figures 8 and 9). Keep this ballast trace area free of solder to maintain a controlled resistance.

Table 4 shows a simple guideline for PCB trace resistance as a function of weight and trace width.

#### Table 4. PC Board Trace Resistance

WEIGHT (oz)	100 MIL WIDTH*	200 MIL WIDTH*		
1	5.43	2.71		
2	2.71	1.36		

\*Trace resistance is measured in milliohms/in

#### Quieting the Noise

The LT3071 offers numerous noise performance advantages. Each LDO has several sources of noise. An LDO's most critical noise source is the reference, followed by the LDO error amplifier. Traditional low noise regulators buffer the voltage reference out to an external pin (usually through a large value resistor) to allow for bypassing and noise reduction of reference noise. The LT3071 deviates from the traditional voltage reference by generating a low voltage V<sub>REF</sub> from a reference current into an internal resistor  $\cong$  19k. This intermediate impedance node (REF/BYP) facilitates external filtering directly. A 10nF filter capacitor minimizes reference noise to  $10\mu V_{RMS}$  at the 600mV REF/BYP pin, equivalently a  $17\mu V$  contribution to output noise at  $V_{OUT} = 1V$ . See the Typical Performance Characteristics for Noise vs Output Voltage performance as a function of  $C_{REF/BYP}$ .

This approach also accommodates reference sharing between LT3071 regulators that are hooked up in current sharing applications. The REF/BYP filter capacitor delays the initial power-up time by a factor of the RC time constant.  $V_{REF}$  remains active in *nap* mode, thus start-up time is significantly reduced and well controlled coming out of *nap* mode (EN:LO↑HI).




Figure 6. 1.5V to 1.2V Linear Regulator

#### V<sub>BIAS</sub> 3.3V 47μF 6.3V ★ ×3 ξ<sub>1Ω</sub> 50k SVIN Ŵ PWRGD NC T 2.2µF Ŧ 0.1µF BIAS PGOOD RUN PVIN PVIN SVIN TRACK 0.2µH ΕN PWRGD 1.3V/5A SGND SW SENSE IN V<sub>OUT</sub> 47μF OUT $\mathsf{PV}_{\mathsf{IN}}$ SW LT3071 5A NC -V<sub>00</sub> $\mathsf{PV}_{\mathsf{IN}}$ SW 10µF\* .2μF NC -V<sub>01</sub> Ξ Ŧ T PLLLPF SW **≤**20k V<sub>02</sub> Ē \*X5R OR X7R CAPACITORS ITH LTC3415EUHF V<sub>MON</sub> 2V AT 5A FULL SCALE MGN 100µF 6.3V ×2 NC -MARGA IMON BSEL NC CLKOUT NC -VIOC REF/BYP GND PHMODE - SVIN $V_{\text{FB}}$ ۶ 1k PGND NC· CLKIN $I_{\text{THM}}$ 4.7nF 1nF 0.01µF MODE SGND Ŧ Ŧ 3070 F07 PGND PGND PGND PGND PGND PGND NOTES: LTC3415 SWITCHER, 2MHz INTERNAL OSCILLATOR LTC3415 AND LT3071 ON SAME PCB POWER PLANE Ī

### **APPLICATIONS INFORMATION**








Figure 8. 1V, 7A Point-of-Load Current Sharing Regulators





Figure 9. Triple Output Supply Providing 1V, 8A and 1.8V, 5A and 1.5V, 3A

### PACKAGE DESCRIPTION




- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
- ON THE TOP AND BOTTOM OF PACKAGE

### **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	8/10	Swapped IN and EN pins in Figure 7	24
В	4/13	Clarified parameters, conditions and notes in Electrical Characteristics table	3, 4
		Added new graph: EN Pin Threshold and Hysteresis vs V <sub>BIAS</sub>	7
		Clarified EN pin operation	12
		Enhanced Block Diagram	13
С	2/15	Added PSRR curves	8, 9
		Modified Reverse Voltage section	22
D	01/21	Changed limits for specification Bias Pin Current in Nap Mode	3

# TYPICAL APPLICATION



#### 1.5V to 1.2V Linear Regulator

### **RELATED PARTS**

PART	DESCRIPTION	COMMENTS
LT1764/LT1764A	3A, Fast Transient Response, Low Noise LDO	340mV Dropout Voltage, Low Noise: 40µV <sub>RMS</sub> , V <sub>IN</sub> : 2.7V to 20V, TO-220 and DD Packages "A" Version Stable Also with Ceramic Caps
LT1963/LT1963A	1.5A Low Noise, Fast Transient Response LDO	340mV Dropout Voltage, Low Noise: 40µV <sub>RMS</sub> , V <sub>IN</sub> : 2.5V to 20V, "A" Version Stable with Ceramic Caps, TO-220, DD, SOT-223 and SO-8 Packages
LT1965	1.1A, Low Noise, Low Dropout Linear Regulator	290mV Dropout Voltage, Low Noise: 40µV <sub>RMS</sub> , V <sub>IN</sub> : 1.8V to 20V, V <sub>OUT</sub> : 1.2V to 19.5V, Stable with Ceramic Caps, TO-220, DD-Pak, MSOP and 3mm × 3mm DFN Packages
LT3021	500mA, Low Voltage, VLDO <sup>™</sup> Linear Regulator (V <sub>REF</sub> = V <sub>OUT(MIN)</sub> = 200mV), Fixed Output Voltages: 1.2V, Stable with Low ESR, Ceramic Output Capacitors 16-Pin DI (5mm × 5mm) and 8-Lead SO Packages	
LT3080/LT3080-1	1.1A, Parallelable, Low Noise, Low Dropout Linear Regulator	300mV Dropout Voltage (2-Supply Operation), Low Noise: $40\mu V_{RMS}$ , $V_{IN}$ : 1.2V to 36V, $V_{OUT}$ : 0V to 35.7V, Current-Based Reference with 1 Resistor $V_{OUT}$ Set; Directly Parallelable (No Op Amp Required), Stable with Ceramic Caps, TO-220, SOT-223, MSOP-8 and 3mm × 3mm DFN-8 Packages; LT3080-1 has Integrated Internal Ballast Resistor
LT3085	500mA, Parallelable, Low Noise, Low Dropout Linear Regulator	275mV Dropout Voltage (2-Supply Operation), Low Noise: $40\mu V_{RMS}$ , $V_{IN}$ : 1.2V to 36V, $V_{OUT}$ : 0V to 35.7V, Current-Based Reference with 1 Resistor $V_{OUT}$ Set; Directly Parallelable (No Op Amp Required), Stable with Ceramic Caps, MSOP-8 and 2mm × 3mm DFN-6 Packages
LTC3025-1/LTC3025-2/ LTC3025-3/LTC3025-4	500mA Micropower VLDO Linear Regulator in 2mm × 2mm DFN	$V_{\rm IN}$ = 0.9V to 5.5V, Dropout Voltage: 75mV, Low Noise 80µV <sub>RMS</sub> , Low I <sub>Q</sub> : 54µA, Fixed Output: 1.2V (LTC3025-2), 1.5V (LTC3025-3), 1.8V (LTC3025-4); Adjustable Output Range: 0.4V to 3.6V (LTC3025-1) 2mm × 2mm 6-Lead DFN Package
LTC3026	1.5A, Low Input Voltage VLDO Regulator	$V_{IN}$ : 1.14V to 3.5V (Boost Enabled), 1.14V to 5.5V (with External 5V), $V_{D0}$ = 0.1V, $I_{Q}$ = 950µA, Stable with 10µF Ceramic Capacitors, 10-Lead MSOP and DFN-10 Packages
LT3070	5A, Low Noise, Programmable Output, 85mV Dropout Linear Regulator	V <sub>IN</sub> : 0.95V to 3V, V <sub>OUT</sub> : 0.8V to 1.8V in 50mV Increments, Low Noise: 25µV <sub>RMS</sub> , Stable with Ceramic Capacitors, 4mm × 5mm 28-Lead QFN Package



