### 1.3A Eight-Switch Matrix LED Dimmer with CRC-8

## DESCRIPTIOn

The LT®3967 is an LED bypass switching device for dimming individual LEDs in a string using a common current source. It features eight individually controlled floating source $15 \mathrm{~V} / 110 \mathrm{~m} \Omega$ NMOS switches. The eight switches can be connected in parallel and/or in series to bypass current around LEDs in a string. The LT3967 uses the ${ }^{2} \mathrm{C}$ serial interface to communicate with a microcontroller. Each of the eight channels can be independently programmed to bypass the LED string in constant on or off, or PWM dimming with or without fade transition. Using the programmable fade option provides 11-bit resolution exponential transition between PWM dimming states. The LT3967 provides an internal clock generator and also supports an external clock source for PWM dimming. The LT3967 reports fault conditions for each channel such as open LED and shorted LED. The four address pins allow 16 LT3967 devices to share the $I^{2} \mathrm{C}$ bus and define the power-up state of the switches.

All registered trademarks and trademarks are the property of their respective owners.

- Automotive LED Headlight Clusters
- Large LED Displays
- RGBW Color Mixing Lighting


## features

- Eight Independent 15V/110m NMOS Switches
- Controls LED Dimming of Strings Up to 54V
- ${ }^{2} C$ Serial Interface with Programmable Address
- I ${ }^{2}$ C Packet Error Checking with CRC-8
- Programmable 256:1 (8-Bit) PWM Dimming
- 11-Bit Precision Exponential Fade with Programmable Time
- Independent On/Off Control for Each Switch
- Programmable Shorted/Open LED Threshold with Fault Reporting
- Internal PWM Signal Generator
- Programmable Watchdog Timer
- Accurate VIN Referred Enable Pin
- User Defined Power-Up/Reset State of Switches
- Thermally Enhanced TSSOP Package


## APPLICATIONS

## TYPICAL APPLICATION

1A Matrix LED Dimmer Powered by a Buck LED Driver


## TAßLE Of CONTEחTS

Features ..... 1
Applications ..... 1
Typical Application ..... 1
Description ..... 1
Absolute Maximum Ratings ..... 3
Pin Configuration ..... 3
Order Information ..... 3
Electrical Characteristics ..... 4
Typical Performance Characteristics ..... 7
Pin Functions ..... 9
Block Diagram ..... 11
Applications Information ..... 12
Overview ..... 12
Power-On Reset and Dimming Cycle Initialization ..... 12
Operation in Shutdown Condition ..... 12
Dimming without Fade Transition vs Dimming with Fade Transition ..... 13
LT3967 ${ }^{2}$ ² Registers. ..... 14
LT3967 Command Registers and Channel Control ..... 14
$I^{2}$ C Serial Interface ..... 14
The Start and Stop Conditions ..... 17
${ }^{2}$ C Serial Port Data Transfer ..... 17
LT3967 ${ }^{2}$ ² Commands and Write/Read Protocols ..... 19
LT3967 Alert Response Protocol Using Alert Response Address (ARA) ..... 23
Watchdog Timeout Reset ..... 24
RTSYNC Input Clock Fault Detection and Alert Assertion ..... 24
LED/Overheat Fault Detection And Reporting ..... 24
Open LED Fault Detection and Alert Assertion ..... 25
Shorted LED Fault Detection and Alert Assertion ..... 25
LED Fault Status Bit Clearance ..... 25
Overheat Fault Detection and Alert Assertion ..... 25
Overheat Status Bits Clearance ..... 25
Alert Deassertion ..... 25
Printed Circuit Board Layout. ..... 25
Typical Applications ..... 27
Package Description ..... 28
Typical Application ..... 30
Related Parts ..... 30
AßSOLUTE MAXIMUM RATIOGS
(Note 1)
$V_{1 N}$ ..... 60V
$V_{\text {IN }}$ - SRC[8:1] ..... -0.3V
ENH ..... 60V
DRN[8:1] ..... 60V
SRC[8:1]. ..... 60V
DRN[8:1] - SRC[8:1] (Each Channel) ..... $-0.3 \mathrm{~V}, 17 \mathrm{~V}$
$V_{D D}$ ..... 6 V
WDI ..... 6 V
SDA, SCL, ALERT 0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
RTSYNC ..... 6 V
ADDR[4:1] ..... 6 VOperating Junction Temperature Range (Note 2)
LT3967E

$\qquad$
$.40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT3967J $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn <br> PIn CONFIGURATION



## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT3967EFE\#PBF | LT3967EFE\#TRPBF | LT3967FE | 28 -Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3967JFE\#PBF | LT3967JFE\#TRPBF | LT3967FE | 28 -Lead Plastic TSSOP | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Consult ADI Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The o denotes the specifications which apply voer the tull operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=40 \mathrm{~V}, \mathrm{ENH}=38.5 \mathrm{~V}, \mathrm{~V}_{D D}=5 \mathrm{~V}, \operatorname{SRC}[8: 1]=0 \mathrm{~V}, \operatorname{ADDR[4:1]}$ are tied to $G N D$ through a $100 \mathrm{k} \Omega$ resistor respectively, SDA and SCL are pulled up to $V_{D D}$ by a $4.99 \mathrm{k} \Omega$ resistor respectively, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ Input Supply Voltage |  | $\bullet$ | 2.7 |  | 5.5 | V |
| $\mathrm{V}_{\text {DD }}$ Operating I ${ }_{\text {d }}$ | $\mathrm{I}^{2} \mathrm{C}$ Bus Idle, $\mathrm{R}_{\text {TSYNC }}=28 \mathrm{k}$ |  |  | 1.5 | 2.2 | mA |
| $\mathrm{V}_{\mathrm{DD}}$ Shutdown I ${ }_{\text {a }}$ | $\mathrm{V}_{\text {IN }}$ - ENH < 1.15V, All Channels LED ON <br> $\mathrm{V}_{\text {IN }}-$ ENH $<1.15 \mathrm{~V}$, All Channels LED OFF |  |  | $\begin{aligned} & 0.5 \\ & 0.6 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {IN }}$ Operating Voltage | All Channels VOTH = VSTH = 0 (Note 3) | $\bullet$ | 8 |  | 60 | V |
| $\mathrm{V}_{\text {IN }}$ Operating $\mathrm{I}_{Q}$ (Channel Not Switching) | All Channels VOTH = VSTH = 0, LED ON |  |  | 1.3 | 1.8 | mA |
|  | All Channels VOTH = VSTH $=1$, LED OFF |  |  | 2.5 | 3.5 | mA |
|  | All Channels VOTH $=1$, VSTH $=0$, LED ON |  |  | 1.8 | 2.5 | mA |
| $\overline{V_{\text {IN }} \text { Shutdown } \mathrm{I}_{\text {Q }}}$ | $\begin{aligned} & V_{\text {IN }}-\text { ENH < 1.15V, All Channels LED ON } \\ & V_{\text {IN }}-\text { ENH }<1.15 \mathrm{~V} \text {, All Channels LED OFF } \end{aligned}$ |  |  | $\begin{aligned} & 0.9 \\ & 1.4 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| DRN[8:1] Operating Voltage |  | $\bullet$ |  |  | $\mathrm{V}_{\text {IN }}-1 \mathrm{~V}$ | V |
| SRC[8:1] Operating Voltage |  | $\bullet$ |  |  | $\mathrm{V}_{\text {IN }}-6 \mathrm{~V}$ | V |
| Current Out of SRC[8:1] Pins (Each Channel) | Channel LED Is On (Channel Switch Is Off) Channel LED Is Off (Channel Switch Is On) | $\bullet$ |  | $\begin{aligned} & 11 \\ & 45 \end{aligned}$ | $\begin{aligned} & 20 \\ & 75 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Switch On-Resistance |  |  |  | 110 |  | $\mathrm{m} \Omega$ |
| Switch Leakage Current | DRN $=8 \mathrm{~V}, \mathrm{SRC}=0 \mathrm{~V}, \mathrm{VOTH}=1$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Switch Transition Time ( $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ ) | DRN to 5 V Through a $50 \Omega$ Resistor, VOTH $=1$ |  | 1.0 | 1.6 | 2.2 | $\mu \mathrm{s}$ |
| DRN[8:1] to SRC[8:1] Overvoltage Protection Clamp Voltage | LED or Switch Bypass Current is 1.3A | $\bullet$ |  | 15 | 17 | V |
| Response Time from Switch Overvoltage Protection to Switch Turn On | LED or Switch Bypass Current is 1.3A | $\bullet$ |  | 5.2 | 6.6 | $\mu \mathrm{s}$ |
| Programmable Open LED Threshold ( $\mathrm{V}_{\text {OTH }}$ ) | $\begin{aligned} & \text { SRC }=0 V, V O T H=0(\text { Note } 3) \\ & \text { SRC }=0 V, V O T H=1 \\ & \text { SRC }=2 V, V O T H=0 \\ & \text { SRC }=2 V, V O T H=1 \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{gathered} 5.2 \\ 10.4 \\ 5.0 \\ 10.1 \end{gathered}$ | $\begin{gathered} 6.1 \\ 11.4 \\ 5.5 \\ 10.8 \end{gathered}$ | $\begin{gathered} 7.0 \\ 12.4 \\ 6.0 \\ 11.5 \end{gathered}$ | V V V V |
| Programmable Shorted LED Threshold (VSTH) | $\begin{aligned} & \begin{array}{l} \text { VSTH }=0(\text { Note } 3) \\ \text { VSTH }=1 \end{array} \end{aligned}$ | $\bullet$ | $\begin{gathered} 0.85 \\ 3.6 \end{gathered}$ | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ | $\begin{gathered} 1.15 \\ 4.4 \end{gathered}$ | V |
| ENH Threshold Voltage Falling ENH $\left(V_{T H}\right)\left(V_{\text {IN }}-E N H\right)$ |  | $\bullet$ | 1.1 | 1.22 | 1.34 | V |
| ENH Threshold Voltage Rising Hysteresis |  |  |  | 50 |  | mV |
| ENH Pin Input Bias Current | $\mathrm{V}_{\text {IN }}-\mathrm{ENH}=1.5 \mathrm{~V}$, Current Out of ENH Pin |  |  | 40 | 100 | nA |

RTSYNC Programmable Internal Oscillator or External Clock Source

| LED PWM Dimming Frequency (= RTSYNC Programmed Oscillator Frequency/2048 or External Clock Frequency/2048) | $\begin{aligned} & \hline \mathrm{R}_{\text {TSYNC }}=80.6 \mathrm{k} \Omega \\ & \mathrm{R}_{\text {TSYNC }}=28 \mathrm{k} \Omega \\ & \mathrm{R}_{\text {TSYNC }}=10 \mathrm{k} \Omega \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{aligned} & 170 \\ & 450 \\ & 880 \end{aligned}$ | $\begin{array}{r} 198 \\ 500 \\ 1010 \end{array}$ | $\begin{gathered} 220 \\ 550 \\ 1130 \end{gathered}$ | $\begin{aligned} & \mathrm{Hz} \\ & \mathrm{~Hz} \\ & \mathrm{~Hz} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTSYNC Output Voltage (Using Internal Oscillator) | $\mathrm{R}_{\text {TSYNC }}=28 \mathrm{k} \Omega$ |  | 0.83 | 0.88 | 0.93 | V |
| Programmable LED PWM Dimming Frequency Range (Using Internal Oscillator) |  |  | 100 |  | 1000 | Hz |
| Standby Fixed LED PWM Dimming Frequency | RTSYNC = Float |  | 32 | 45 | 58 | Hz |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the speciifications which apply vere the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=40 \mathrm{~V}$, ENH $=38.5 \mathrm{~V}, \mathrm{~V}_{D D}=5 \mathrm{~V}, \operatorname{SRC[8:1]}=0 \mathrm{~V}, \operatorname{ADDR[4:1]}$ are tied to GND through a $100 \mathrm{k} \Omega$ resistor respectively, SDA and SCL are pulled up to $V_{D D}$ by a $4.99 \mathrm{k} \Omega$ resistor respectively, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTSYNC Input Clock Frequency Range |  |  | 200 |  | 2000 | kHz |
| RTSYNC Input Low Threshold (RTVIL) |  | $\bullet$ |  |  | 0.4 | V |
| RTSYNC Input High Threshold ( $\mathrm{RT}_{\text {VIH }}$ ) |  | $\bullet$ | 1.5 |  |  | V |
| RTSYNC Input Clock Pulse Width High (TRTH) |  |  | 100 |  |  | ns |
| RTSYNC Input Clock Pulse Width Low (TRTL) |  |  | 100 |  |  | ns |
| RTSYNC Input Clock Ramp Time Between RTVIL and RT ${ }_{\text {VIH }}$ (TRTR) | $\mathrm{T}_{\text {RTH }}+\mathrm{T}_{\text {RTL }}>\mathrm{T}_{\text {RTR }}$ |  |  |  | 2.5 | $\mu \mathrm{s}$ |

## Watchdog Timer

| Watchdog Upper Boundary (Timeout) | A 10nF Capacitor Between WDI and GND | $\bullet$ | 15 | 17.5 | 20 |
| :--- | :--- | :--- | :---: | :---: | :---: |
| WDI Pin Pull-Up Current | WDI $=0.8 \mathrm{~V}$ | $\bullet$ | 9 | 10 | 11 |
| WDI Pin Pull-Down Current | WDI $=2.2 \mathrm{~V}$ |  | $\mu \mathrm{~A}$ |  |  |
| WDI Low Threshold Voltage |  |  | 200 | 1 | A |
| WDI High Threshold Voltage |  | 2 | V |  |  |

Address Select and ACMREG Register Power-On Reset

| ADDR[4:1] Input Low Resistance to GND, ACMREG[M:N] = " 00 " at $V_{D D}$ Power-Up M: N=7:6 for ADDR[4], M:N=5:4 for ADDR[3], M: $N=3: 2$ for ADDR[2], M:N=1:0 for ADDR[1] |  | $\bullet$ |  |  | 5 | $\mathrm{k} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDR[4:1] Input Low Resistance to GND, ACMREG[M:N] = "11" at $\mathrm{V}_{\mathrm{DD}}$ Power-Up M: $\mathrm{N}=7: 6$ for ADDR[4], M:N=5:4 for ADDR[3], $M: N=3: 2$ for ADDR[2], M:N=1:0 for ADDR[1] |  | $\bullet$ | 50 |  | 150 | k $\Omega$ |
| ADDR[4:1] Input High Resistance to $V_{D D}$, ACMREG[M:N] = "11" at $V_{D D}$ Power-Up $\mathrm{M}: \mathrm{N}=7: 6$ for ADDR[4], M:N=5:4 for ADDR[3], $\mathrm{M}: \mathrm{N}=3: 2$ for ADDR[2], M:N=1:0 for ADDR[1] |  | - | 50 |  | 150 | k $\Omega$ |
| ADDR[4:1] Input High Resistance to $V_{D D}$, ACMREG[M:N] = "00" at $\mathrm{V}_{\mathrm{DD}}$ Power-Up M:N=7:6 for ADDR[4], M:N=5:4 for ADDR[3], $\mathrm{M}: \mathrm{N}=3: 2$ for ADDR[2], M:N=1:0 for ADDR[1] |  | $\bullet$ |  |  | 5 | $\mathrm{k} \Omega$ |
| Alert Status Output |  |  |  |  |  |  |
| ALERT Output Low Voltage | $l_{\text {ALERT }}=3 \mathrm{~mA}$ |  |  | 0.3 | 0.4 | V |
| ALERT Output High Leakage Current | $\overline{\text { ALERT }}=5.5 \mathrm{~V}$ |  |  |  | 0.1 | $\mu \mathrm{A}$ |

## $I^{2} \mathrm{C}$ Port (See Note 5 for $\mathrm{I}^{2} \mathrm{C}$ Timing Diagram)

| SDA and SCL Input Threshold Rising |  | $\bullet$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |
| :--- | :--- | :--- | :--- | :---: |
| SDA and SCL Input Threshold Falling |  | $\bullet$ |  | $0.25 \mathrm{~V}_{\mathrm{DD}}$ |
| SDA and SCL Input Hysteresis |  | $\bullet$ | $0.05 \mathrm{~V}_{\mathrm{DD}}$ | V |
| SDA and SCL Input Current | SDA = SCL = OV to 5.5V |  | -250 | 250 |
| SDA Output Low Voltage | $I_{\text {SDA }}=3 \mathrm{~mA}$ | $\bullet$ | V |  |
| SCL Clock Operating Frequency |  | $\bullet$ |  | 0.4 |

## ELECTRICAL CHARACTERISTICS The o denotes the speciifications which apply vere the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=40 \mathrm{~V}, \mathrm{ENH}=38.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{SRC}[8: 1]=0 \mathrm{~V}, \mathrm{ADDR}[4: 1]$ are tied to GND through a $100 \mathrm{k} \Omega$ resistor respectively, SDA and SCL are pulled up to $\mathrm{V}_{\mathrm{DD}}$ by a $4.99 \mathrm{k} \Omega$ resistor respectively, unless otherwise noted.| PARAMETER | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (Repeated) Start Condition Hold Time (thD_STA) |  | $\bullet$ | 0.6 |  | $\mu \mathrm{S}$ |
| Repeated Start Condition Set-Up Time (tSU_STA) |  | $\bullet$ | 0.6 |  | $\mu \mathrm{S}$ |
| Stop Condition Setup Time ( $\mathrm{t}_{\text {Su_Sto }}$ ) |  | $\bullet$ | 0.6 |  | $\mu \mathrm{S}$ |
| Data Hold Time Output (thd_DAT(0)) |  | $\bullet$ | 0 | 900 | ns |
| Data Hold Time Input (thD_DAT(I)) |  | $\bullet$ | 0 |  | ns |
| Data Set-Up Time (tsu_DAT) |  | $\bullet$ | 100 |  | ns |
| SCL Clock Low Period (thow) |  | $\bullet$ | 1.3 |  | $\mu \mathrm{S}$ |
| SCL Clock High Period (tHIGH) |  | $\bullet$ | 0.6 |  | $\mu \mathrm{S}$ |
| Data Rise Time ( $\mathrm{t}_{\mathrm{r}}$ ) | $\mathrm{C}_{\mathrm{B}}=$ Capacitance of One BUS Line (pF) (Note 4) |  | $20+0.1 C_{B}$ | 300 | ns |
| Data Fall Time ( $\mathrm{t}_{\mathrm{f}}$ ) | $\mathrm{C}_{\mathrm{B}}=$ Capacitance of One BUS Line (pF) (Note 4) |  | $20+0.1 C_{B}$ | 300 | ns |
| Input Spike Suppression Pulse Width (tsp) |  |  |  | 50 | ns |
| Bus Free Time (tbuF) |  | $\bullet$ |  | 1.3 | $\mu \mathrm{S}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LT3967E is guaranteed to meet performance specifications from the $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT3967I is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. The LT3967H is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than $125^{\circ} \mathrm{C}$.

Note 3: VOTH and VSTH register bits are set by a LT3967 I ${ }^{2} \mathrm{C}$ command. $\mathrm{V}_{\text {оTH }} / V_{\text {STH }}$ programmed by VOTH/VSTH register bits refer to the open/ shorted LED threshold between DRN and SRC of a channel. For a channel, $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {SRC }}+\mathrm{V}_{\text {OTH }}+1 \mathrm{~V}$ is required for accurate open LED detection.
Note 4: Rise and fall times are measured at $30 \%$ and $70 \%$ levels.
Note 5: $I^{2} \mathrm{C}$ interface timing diagram (see below).


## TYPICAL PERFORMANCE CHARACTERISTICS




PWM Dimming Frequency vs
Temperature



Switching Transition Time vs Temperature


TYPICAL PERFORMANCE CHARACTERISTICS


Standby Dimming Frequency vs Temperature


Switch Open LED Protection Response Time Scope Photo


Open LED Threshold vs $\mathrm{V}_{\mathrm{IN}}$, for SRC = OV


WDI Pin Pull-Up/Pull-Down Current vs Temperature


Open LED Threshold vs $V_{\text {IN }}$, for SRC $\geq 2 V$


## TYPICAL PERFORMANCE CHARACTERISTICS


$\mathbf{R}_{\text {TSYNC }}$ vs Fading Time
for FTM[2:0] = 001



## Current Out of SRC Pin vs

 Temperature

3967 G15


## PIn fUnCTIOnS

ADDR[4:1]: Programmable Address Select and Initial Switch State Set Pins. The device address is $010 x x x x 0$ for all channel mode (ACMODE) write, 010xxxx1 for all channel mode (ACMODE) read, 101xxxx0 for single channel mode (SCMODE) write, and 101xxxx1 for single channel mode (SCMODE) read, where $x x x x$ represents the input logic value from ADDR[4:1] pins. The input logic value is $0 / 1$ if the pin is connected to $G N D N_{D D}$ through a $150 \mathrm{k} \Omega$ resistor or less. A total of 16 LT3967 devices can be connected to the same $I^{2} \mathrm{C}$ bus. Resistor values at $\operatorname{ADDR}[4: 1]$ pins are also used to determine the $V_{D D}$ Power on Reset (POR) default value of ACMREG. A low value resistor ( $\leq 5 \mathrm{k}$ ) to GND or $\mathrm{V}_{\mathrm{DD}}$ signals the LED should be off at start-up. A high value resistor ( $\geq 50 \mathrm{k}$ ) to GND or $V_{D D}$ signals the LED should be on at start-up.
ALERT: Alert Output for Fault Condition Report. ALERT pin is asserted (pulled low) to indicate any of the following fault conditions: an open LED, a shorted LED, overheat fault condition or a RTSYNC clock fault. The $\overline{\text { ALERT }}$ pin is deasserted (released to high) after the part sends its alert response address successfully or the fault condition is cleared by an ${ }^{2} \mathrm{C}$ write command. The alert function is disabled when ENH is undervoltage.
DRN[8:1]: Floating N-Channel FET Drain Side Pins. Tie to $V_{D D}$ with a $100 \mathrm{k} \Omega$ resistor if not used.

ENH: Shutdown and Undervoltage Detect Pin for $\mathrm{V}_{\mathrm{IN}}$. When ENH pin is 1.22 V (nominal) lower than $\mathrm{V}_{\text {IN }}$ pin, PWM dimming and fault reporting are enabled. ENH undervoltage is reported through the $I^{2} \mathrm{C}$ interface. Typically this pin is tied to a resistor divider to ensure the part is enabled only when $\mathrm{V}_{\mathrm{IN}}$ is at least 6 V higher than channel source voltage.

GND: Exposed Pad Pin. Solder the exposed pad directly to ground plane (GND).
RTSYNC: External PWM Clock Input and Internal Oscillator Frequency Programming Pin. Set the internal oscillator frequency using a resistor to GND if the internal oscillator is used for PWM dimming. An external clock source able to sink $500 \mu \mathrm{~A}$ at 0.4 V can be used for PWM dimming by driving RTSYNC above and below RT $_{\text {VIH }}$ and $R T_{\text {VIL }}$ respectively to override the internal oscillator. Do not leave the RTSYNC pin open. Place the resistor close to the IC if a resistor is used to set the internal oscillator frequency. LED PWM dimming frequency equals the programmed internal oscillator frequency divided by 2048 or the external clock frequency divided by 2048. If the programmed internal oscillator frequency or the external clock frequency becomes slower than 100 kHz (nominal), the PWM clock setting LED dimming will switch to a 100 kHz (nominal) internal standby clock. If the external clock connection is lost, the PWM clock setting LED dimming will switch to the $\mathrm{R}_{\text {TSYNc }}$ programmed internal oscillator frequency if a programming resistor $\mathrm{R}_{\text {TSYNc }}$ is connected between the RTSYNC pin and GND. Otherwise the PWM clock setting LED dimming will switch to the 100 kHz (nominal) internal standby clock. This selection can be reset by $\mathrm{V}_{\mathrm{DD}}$ POR, watchdog timeout or an $I^{2} \mathrm{C}$ BCMODE write command.
SCL: Clock Input Pin for the $I^{2} \mathrm{C}$ Serial Port. The $I^{2} \mathrm{C}$ logic levels are scaled with respect to $\mathrm{V}_{\mathrm{DD}}$.
SDA: Data Input and Output Pin for the $I^{2} \mathrm{C}$ Serial Port. The $I^{2} \mathrm{C}$ logic levels are scaled with respect to $\mathrm{V}_{\mathrm{DD}}$.

## PIn functions

SRC[8:1]: Floating N-Channel FET Source Side Pins. The channel source voltage (SRC[8:1]) must be at least 6 V lower than $\mathrm{V}_{\text {IN }}$ for proper channel switch bypass operation. Tie to GND if not used.
$\mathbf{V}_{\text {IN }}$ : Input Supply Pin for LED Bypass Switches and Fault Detectors. Must be locally bypassed with a $1 \mu \mathrm{~F}$ (or larger) capacitor placed close to this pin. For proper channel switch bypass operation, $\mathrm{V}_{\text {IN }}$ must be at least 6 V higher than the channel source voltage.
$\mathbf{V}_{\mathrm{DD}}$ : Supply Voltage for $\mathrm{I}^{2} \mathrm{C}$ Serial Port and Input Supply Pin for Internal Bias and Logic. This pin sets the logic reference level of $I^{2} C$ SCL and SDA pins. SCL and SDA logic levels are scaled to $V_{D D}$. When the $V_{D D}$ supply transitions above 2.5 V (nominal), ACMREG and SCMREG are reset to the default value, and the $\mathrm{I}^{2} \mathrm{C}$ interface is active. The LT3967 will acknowledge communications to its address and data can be written to and read back from
the registers. This is true even if the part is disabled. The data in ACMREG and SCMREG will not change unless it is updated by an $I^{2} C$ command, $V_{D D}$ POR or a watchdog timeout. Connect a $0.1 \mu \mathrm{~F}$ (or larger) decoupling capacitor from this pin to ground.

WDI: Watchdog Timer Input Pin. This pin is used to set the watchdog upper boundary using a capacitor to GND. The watchdog starts monitoring ${ }^{2} \mathrm{C}$ communications when $\mathrm{V}_{\mathrm{DD}}$ transitions above 2.5V. A timeout occurs when the time between $V_{D D}$ POR or START and STOP reaches the programmed watchdog upper boundary. The timeout resets all LT3967 registers to the default value, resets channel switches to the default state determined by resistor settings at ADDR[4:1] pins, and resets the PWM clock to the RTSYNC input clock. Do not leave this pin open. To disable the watchdog function, tie this pin to GND.

## LT3967

BLOCK DIAGRAM


Figure 1. Block Diagram

## APPLICATIONS INFORMATION

## OVERVIEW

The LT3967 is an 8-channel LED bypass switching device with ${ }^{2} \mathrm{C}$ serial interface, designed for dimming LED strings using a common current source. Each of the eight channels can be independently programmed to bypass the LED string in constant on or off, or dimming with or without fade transition. Operation can be best understood by referring to the Block Diagram in Figure 1.

The LT3967 operates over the $V_{D D}$ input supply range of 2.7 V to 5.5 V . The eight channel switches are powered by the $\mathrm{V}_{\text {IN }}$ input supply and can be connected in parallel and/or in series. Each of the eight channel switches can bypass one or multiple series LEDs up to 10.1V.

Each channel has an LED fault detector which can be programmed to detect an open LED fault at one of the two threshold levels: $6.1 \mathrm{~V} / 5.5 \mathrm{~V}$ and $11.4 \mathrm{~V} / 10.8 \mathrm{~V}$ (default setting). When an open LED fault is detected in a channel, the channel switch will be turned on to bypass the faulty LED to maintain the continuity of the string and for self protection. The PWM dimming for this channel is interrupted until reset by the serial interface. Each channel LED fault detector can also be programmed to detect a shorted LED fault at one of the two threshold levels: 1 V (default setting) and 4 V . The 1 V and 4 V threshold levels may be used to differentiate a 2 -shorted LED fault from a 1 -shorted LED fault in a multi-LED segment. When a shorted LED fault is detected in a channel, the channel switch will continue with the programmed PWM dimming. Besides LED faults, the LT3967 also detects and reports an overheat fault condition ( $\geq 170^{\circ} \mathrm{C}$ ) and a RTSYNC clock fault condition. The LT3967 asserts (pulls down) the ALERT pin to interrupt the bus master when an LED fault and/or an overheat fault and/or a RTSYNC clock fault is detected. The master can use the alert response address (ARA) to determine which device is sending the alert.
The LT3967 $I^{2}$ C serial interface contains nine command registers for configuring channel switches and LED fault detectors and programming logarithmic fade time. It also contains two read-only fault status registers for reporting the LED and overheat faults.
The ${ }^{2} \mathrm{C}$ serial interface supports random addressing of any register. The LT3967 address select pins ADDR4, ADDR3, ADDR2 and ADDR1 allow up to 16 LT3967 devices to share
the $I^{2} \mathrm{C}$ bus. Resistor values at the address select pins are also used to determine the $V_{D D}$ POR default state of LEDs.
If a resistor is connected between the RTSYNC pin and the ground, the internal oscillator is chosen and the LED dimming frequency is set by the resistor. If the RTSYNC pin is driven by an external clock source, the external clock source is used to override the internal oscillator and the dimming frequency equals the external clock frequency divided by 2048.

Details of the LT3967 operation are found in the following sections.

## POWER-ON RESET AND DIMMING CYCLE INITIALIZATION

The channels are set in pairs with ADDR4 setting the two MSBs and ADDR1 setting the two LSBs. See Table 1 for an overview of the ACMREG register. When $V_{D D}$ transitions above 2.5 V , an internal power-on reset (POR) signal is generated to reset all LT3967 registers to the default value. Resistor values at ADDR[4:1] pins are used to determine the POR default state of ACMREG register bits which set each channel switch state at start-up.

The POR also initializes each channel's PWM dimming counter with one-eighth dimming cycle shift, which can avoid simultaneous channel switching at the beginning of dimming cycle to reduce switching transients (see Figure 2). When using PWM dimming (with or without fade transition), the channel LED string is always turned on at the beginning of its dimming cycle. The channel LED string will be turned off if the value of the channel counter, which is clocked by the PWM clock, equals the dimming value stored in the channel SCMREG command register. Once the channel LED string is turned off, it remains off until its next dimming cycle starts.

## OPERATION IN SHUTDOWN CONDITION

The ENH pin is used to enable the IC. When ENH pin is undervoltage for the $\mathrm{V}_{\text {IN }}$ supply, the part is in shutdown condition, in this mode PWM dimming, $\overline{\text { ALERT pin assert- }}$ ing and fault reporting are disabled, and the IC does not respond to the broadcast read command. The LT3967 sets all OLFREG and SLFREG register bits high with

## APPLICATIONS InFORMATION



Figure 2. POR Dimming Cycle Initialization Diagram
$\overline{\text { ALERT }}$ pin deasserted to indicate that the IC is in shutdown condition. The channel switch state is controlled only by ACMREG register bits in shutdown condition.
When the IC is in shutdown or with $V_{D D}$ less than 2.5 V (nominal), the open LED detection programmed by VOTH bit is disabled. However the voltage between the channel DRN pin and the channel SRC pin starts clamping if it exceeds 13 V (nominal). The clamping will trigger the channel switch to turn on to bypass the faulty LED. The switch will remain on unless it is reset by the power up of the digital logic.
Whether the IC is enabled or is in shutdown condition, as long as $\mathrm{V}_{\mathrm{DD}}$ is applied, the serial interface is alive and any data written in the LT3967 command registers does not change unless updated by another $I^{2} \mathrm{C}$ command. When ENH pin exits undervoltage to enable the IC, the LT3967 resets all OLFREG and SLFREG register bits low, and enables PWM dimming, $\overline{\text { ALERT pin }}$ asserting and fault reporting.
Because $\mathrm{V}_{\text {IN }}$ must be at least 6 V higher than channel source voltage for proper channel switch bypass operation, it is recommended to enable the IC when $\mathrm{V}_{\text {IN }}$ is at least 6 V higher than $\mathrm{V}_{\text {LED }}+$. The resistor divider shown in Figure 1 can be used to generate ENH input signal.

## DIMMING WITHOUT FADE TRANSITION VS DIMMING WITH FADE TRANSITION

Each channel of the LT3967 can be independently programmed to perform dimming without fade transition or
dimming with fade transition. For dimming without fade transition, the dimming changes from the initial value to the target value in one dimming cycle. For dimming with fade transition, the dimming changes transitionally from the initial value to the target value step by step in multiple dimming cycles, following a predetermined exponential curve, which can favor the approximately logarithmic response of the human eye to brightness. The initial value is an existing 8-bit dimming value stored in channel SCMREG register. The target value comes from a SCMODE long format write command and will be stored in the register to replace the initial value when the STOP condition is received. For dimming with fade transition, each transitional step value is calculated using 11 bits according to the following formula: $\mathrm{DV}_{\text {NEXT }}=\mathrm{DV}_{\text {PRESENT }} \cdot \mathrm{CF}$, where DV represents a transitional step dimming value, CF is a constant factor. CF is 1.0625 for up transition and 0.9375 for down transition. The transition process begins with the initial value served as the first DVPRESENT, and ends with the target value when the last $\mathrm{DV}_{\text {NEXT }}$ is no less than the target value in up transition or no more than the target value in down transition. The number of the transitional steps depends on the distance between the initial value and the target value. The maximum number of transitional steps from LED constant off to constant on is 101 (see Figure 3) and the maximum number of transitional steps from LED constant on to constant off is 96 (see Figure 4). Each step can run various PWM dimming cycles (programmable), and each dimming cycle consists of 2048 RTSYNC clock cycles. Then $T_{\text {STEP }}=\mathrm{T}_{\text {PWM }} \bullet \mathrm{M}=$

## APPLICATIONS INFORMATION



Figure 3. LT3967 Up Transition Dimming Curve from LED Constant Off to Constant On


Figure 4. LT3967 Down Transition Dimming Curve from LED Constant On to Constant Off
$T_{\text {RTSYnc }} \bullet M \bullet 2048$, where M is the number of PWM dimming cycles running for each transitional step, which can be programmed to $1,2,4,8,16$, 24 or 31 for dimming with fade transition. When M is programmed to 0 , the channel LED dimming functions without fade transition.

## LT3967 ${ }^{2}$ C REGISTERS

The LT3967 has nine command registers (see Table 1 and Table 2) and two read-only fault status registers (see Table 3). The command registers are used to store the configuration bits sent by a master. The fault status registers are used to store the LED/overheat fault status bits. Both the command registers and the fault status registers can be read by the master.

## LT3967 COMMAND REGISTERS AND CHANNEL CONTROL

Upon the $V_{D D}$ POR or an $I^{2} C$ bus timeout, each channel switch state is initialized according to the ACMREG register default value, which is determined by resistor settings at the address select pins. After data is received from a bus master, each channel switch is controlled either by the ACMODE register or by the channel SCMREG register, depending on which register has been last updated (see Figure 5). If SCMODE registers are dominant, the data in the ACMODE register is retained until it is overwritten or a POR/timeout occurs. Information about $\mathrm{I}^{2} \mathrm{C}$ bus timeout can be found in the Watchdog Timeout Reset section.

## $I^{2}$ C SERIAL INTERFACE

The LT3967 communicates through an $I^{2} C$ serial interface. The $I^{2} \mathrm{C}$ serial interface is a 2 -wire open-drain interface supporting multiple slaves and multiple masters on a single bus. Each device on the $I^{2} \mathrm{C}$ bus is recognized by a unique address stored in the device and can only operate either as a transmitter or receiver, depending on the function of the device. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit the transfer. Devices addressed by the master are considered slaves. The LT3967 can only be addressed as a slave. Once addressed, it can receive configuration data

Table 1. All Channel Mode (ACMODE) Command Register (8 Bits Long. See All Channel Mode (ACMODE) Command section for how to access this register)

| NAME | B[7] | B[6] | B[5] | B[4] | B[3] | B[2] | B[1] | B[0] | DEFAULT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACMREG | Control Bit for CH8 | Control Bit for CH7 | Control Bit for CH6 | Control Bit for CH5 | Control Bit for CH4 | Control Bit for CH3 | Control Bit for CH2 | Control Bit for CH1 | AABBCCDD (see Note at |
|  | $\begin{aligned} & \text { 1: LED On } \\ & \text { 0: LED Off } \end{aligned}$ | $\begin{array}{\|l\|l\|} \text { 1: LED On } \\ \text { 0: LED Off } \end{array}$ | $\begin{array}{\|l\|l\|} \text { 1: LED On } \\ \text { 0: LED Off } \end{array}$ | $\begin{array}{\|l\|l\|} \hline \text { 1: LED On } \\ \text { 0: LED Off } \end{array}$ | $\begin{aligned} & \text { 1: LED On } \\ & \text { 0: LED Off } \end{aligned}$ | $\begin{aligned} & \text { 1: LED On } \\ & \text { 0: LED Off } \end{aligned}$ | $\begin{array}{\|l\|l\|} \text { 1: LED On } \\ \text { 0: LED Off } \end{array}$ | $\begin{array}{\|l\|l} \text { 1: LED On } \\ \text { 0: LED Off } \end{array}$ | bottom of next page) |

## APPLICATIONS INFORMATION

Table 2. Single Channel Mode (SCMODE) Command Registers (16 Bits Long. See Single Channel Mode (SCMODE) Command section for how to access these register bits)

| NAME | B[15] <br> OPENLED <br> THRESHOLD <br> PROGRAMMABLE <br> BITS | B[14 <br> SHORTED LED <br> THRESHOLD <br> PROGRAMMABLE <br> BITS | B[13:11] <br> FADE TIME MULTIPLIER <br> PROGRAMMABLE BITS | B[10] <br> FADING <br> DONE <br> INDICATOR <br> (READ ONLY) | B[9] ASYNC. ON/OFF BIT | B[8] ASYNC. <br> ENABLE <br> BIT | $\begin{array}{\|l} \text { B[7:0] } \\ \text { DIMMING VALUE } \end{array}$ | DEFAULT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCMREG1 <br> (for CH1, <br> the channel <br> address: 000) | $\begin{aligned} & \hline \mathrm{VOTH}= \\ & 0: 6.1 \mathrm{~V} / 5.5 \mathrm{~V} \\ & 1: 11.4 \mathrm{~V} / 10.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { VSTH= }= \\ & 0: 1 \mathrm{~V} \\ & 1: 4 \mathrm{~V} \end{aligned}$ | FTM[2:0] = 000: No Fade 001:1x; 010:2x 011:4x; 100:8x 101:16x; 110:24x 111:31x | FDI = <br> 0 : In Fading <br> 1: Fading <br> Done | A0 = <br> 0 : LED Off <br> 1:LED On | $\mathrm{AE}=$ <br> 0 : Async. <br> Disabled <br> 1: Async. <br> Enabled | DV[7:0] = 00000000: LED Off 00000001:1/256 Dimming 00000001:2/256 Dimming <br> 11111110: 254/256 Dimming 11111111:LED Constant On | $10000100 \text { DDDDDDDD }$ <br> (see Note) |
| SCMREG2 <br> (for CH2, <br> the channel <br> address: 001) | $\begin{aligned} & \mathrm{VOTH}= \\ & 0: 6.1 \mathrm{~V} / 5.5 \mathrm{~V} \\ & 1: 11.4 \mathrm{~V} / 10.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { VSTH= }= \\ & 0: 1 \mathrm{~V} \\ & 1: 4 \mathrm{~V} \end{aligned}$ | FTM[2:0] = 000: No Fade 001:1x; 010:2x 011:4x; 100:8x 101:16x; 110:24x 111:31x | FDI = <br> 0 : In Fading <br> 1: Fading <br> Done | $A 0=$ 0 : LED Off 1:LED On | $A E=$ <br> 0 : Async. <br> Disabled <br> 1: Async. <br> Enabled | DV[7:0] = 00000000: LED Off 00000001:1/256 Dimming 00000001:2/256 Dimming <br> 11111110: 254/256 Dimming 11111111:LED Constant On | $10000100 \text { DDDDDDDD }$ <br> (see Note) |
| SCMREG3 <br> (for CH3, the channel address: 010) | $\begin{aligned} & \hline \mathrm{VOTH}= \\ & 0: 6.1 \mathrm{~V} / 5.5 \mathrm{~V} \\ & 1: 11.4 \mathrm{~V} / 10.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { VSTH= }= \\ & 0: 1 \mathrm{~V} \\ & 1: 4 \mathrm{~V} \end{aligned}$ | FTM[2:0] = 000: No Fade 001:1x; 010:2x 011:4x; 100:8x 101:16x; 110:24x 111:31x | FDI = <br> 0 : In Fading <br> 1: Fading <br> Done | A0 = 0: LED Off 1:LED On | $A E=$ <br> 0 : Async. <br> Disabled <br> 1:Async. <br> Enabled | DV[7:0] = 00000000: LED Off 00000001:1/256 Dimming 00000001: 2/256 Dimming <br> 11111110: 254/256 Dimming 11111111:LED Constant On | $\begin{gathered} 10000100 \text { CCCCCCCC } \\ \text { (see Note) } \end{gathered}$ |
| SCMREG4 <br> (for CH4, the channel address:011) | VOTH = <br> $0: 6.1 \mathrm{~V} / 5.5 \mathrm{~V}$ <br> 1:11.4V/10.8V | $\begin{aligned} & \text { VSTH= }= \\ & 0: 1 \mathrm{~V} \\ & 1: 4 \mathrm{~V} \end{aligned}$ | FTM[2:0] = 000: No Fade 001:1x; 010:2x 011:4x; 100:8x 101:16x; 110:24x 111:31x | FDI = <br> 0 : In Fading <br> 1: Fading <br> Done | $A 0=$ 0 : LED Off 1:LED On | $A E=$ <br> 0 : Async. <br> Disabled <br> 1: Async. <br> Enabled | DV[7:0] = 00000000: LED Off 00000001:1/256 Dimming 00000001:2/256 Dimming <br> 11111110: 254/256 Dimming 11111111: LED Constant On | $\begin{gathered} 10000100 \text { CCCCCCCC } \\ \text { (see Note) } \end{gathered}$ |
| SCMREG5 <br> (for CH5, the channel address: 100) | $\begin{aligned} & \mathrm{VOTH}= \\ & 0: 6.1 \mathrm{~V} / 5.5 \mathrm{~V} \\ & 1: 11.4 \mathrm{~V} / 10.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { VSTH= }= \\ & 0: 1 \mathrm{~V} \\ & 1: 4 \mathrm{~V} \end{aligned}$ | FTM[2:0] = 000: No Fade 001:1x; 010:2x 011:4x; 100:8x 101:16x; 110:24x 111:31x | FDI = <br> 0 : In Fading <br> 1: Fading Done | A0 $=$ <br> 0 : LED Off <br> 1: LED On | $A E=$ <br> 0 : Async. <br> Disabled <br> 1: Async. <br> Enabled | DV[7:0] = 00000000: LED Off 00000001:1/256 Dimming 00000001:2/256 Dimming <br> 11111110: 254/256 Dimming 11111111: LED Constant On | $\begin{gathered} 10000100 \text { BBBBBBBB } \\ \text { (see Note) } \end{gathered}$ |
| SCMREG6 <br> (for CH6, the channel address: 101) | $\begin{aligned} & \hline \mathrm{VOTH}= \\ & 0: 6.1 \mathrm{~V} / 5.5 \mathrm{~V} \\ & 1: 11.4 \mathrm{~V} / 10.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { VSTH= }= \\ & 0: 1 \mathrm{~V} \\ & 1: 4 \mathrm{~V} \end{aligned}$ | FTM[2:0] = 000: No Fade 001:1x; 010:2x 011:4x; 100:8x 101: 16x; 110:24x 111:31x | $\begin{aligned} & \text { FDI }= \\ & 0: \text { In Fading } \\ & \text { 1: Fading } \\ & \text { Done } \end{aligned}$ | $A 0=$ <br> 0 : LED Off <br> 1:LED On | AE = <br> 0 : Async. Disabled <br> 1: Async. Enabled | DV[7:0] = 00000000: LED Off 00000001:1/256 Dimming 00000001:2/256 Dimming <br> 11111110: 254/256 Dimming 11111111: LED Constant On | $10000100 \text { BBBBBBBB }$ <br> (see Note) |
| SCMREG7 <br> (for CH7, <br> the channel <br> address: 110) | VOTH = <br> $0: 6.1 \mathrm{~V} / 5.5 \mathrm{~V}$ <br> 1:11.4V/10.8V | $\begin{aligned} & \text { VSTH= }= \\ & 0: 1 \mathrm{~V} \\ & 1: 4 \mathrm{~V} \end{aligned}$ | FTM[2:0] = 000: No Fade 001:1x; 010:2x 011:4x; 100:8x 101:16x; 110:24x 111:31x | FDI = <br> 0 : In Fading <br> 1: Fading <br> Done | A0 $=$ <br> 0 : LED Off <br> 1:LED On | $\mathrm{AE}=$ <br> 0 : Async. <br> Disabled <br> 1: Async. <br> Enabled | DV[7:0] = 00000000: LED Off 00000001: 1/256 Dimming 00000001:2/256 Dimming <br> 11111110: 254/256 Dimming 11111111: LED Constant On | 10000100 AAAAAAAA <br> (see Note) |
| SCMREG8 <br> (for CH8, the channel address: 111) | $\begin{aligned} & \mathrm{VOTH}= \\ & 0: 6.1 \mathrm{~V} / 5.5 \mathrm{~V} \\ & 1: 11.4 \mathrm{~V} / 10.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { VSTH= }= \\ & 0: 1 \mathrm{~V} \\ & 1: 4 \mathrm{~V} \end{aligned}$ | FTM[2:0] = 000: No Fade 001:1x; 010:2x 011:4x; 100:8x 101:16x; 110:24x 111:31x | FDI = <br> 0 : In Fading <br> 1: Fading Done | $A 0=$ 0 : LED Off 1:LED On | $A E=$ <br> 0 : Async. <br> Disabled <br> 1: Async. <br> Enabled | DV[7:0] = 00000000: LED Off 00000001:1/256 Dimming 00000001:2/256 Dimming <br> 11111110: 254/256 Dimming 11111111: LED Constant On | 10000100 AAAAAAAA <br> (see Note) |

Note: Default values of $A, B, C$ and $D$ are determined by resistor at ADDR4, ADDR3, ADDR2 and ADDR1 pins respectively. $A, B, C$ or $D$ is set to 0 if the resistor to GND/VDD is $5 \mathrm{k} \Omega$ or less, or is set to 1 if the values resistor to GND/VDD is between $50 \mathrm{k} \Omega$ and $150 \mathrm{k} \Omega$.

## APPLICATIONS INFORMATION

Table 3. Read-Only Fault Status Register (See All Channel Mode (ACMODE) Command section for how to access these register bits)

| NAME | B[7] | B[6] | B[5] | B[4] | B[3] | B[2] | B[1] | B[0] | DEFAULT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OLFREG | Open LED <br> Status Bit for CH8 <br> 1: Fault <br> 0: No Fault | Open LED <br> Status Bit for CH7 <br> 1: Fault <br> 0: No Fault | Open LED <br> Status Bit for <br> CH6 <br> 1: Fault <br> 0: No Fault | Open LED <br> Status Bit for <br> CH5 <br> 1: Fault <br> 0: No Fault | Open LED <br> Status Bit for <br> CH4 <br> 1: Fault <br> 0: No Fault | Open LED <br> Status Bit for CH3 <br> 1: Fault <br> 0: No Fault | Open LED <br> Status Bit for <br> CH2 <br> 1: Fault <br> 0: No Fault | Open LED <br> Status Bit for <br> CH1 <br> 1: Fault <br> 0: No Fault | 00000000 |
| SLFREG | Shorted LED <br> Status Bit for CH8 <br> 1: Fault <br> 0: No Fault | Shorted LED <br> Status Bit for CH7 <br> 1: Fault <br> 0: No Fault | Shorted LED <br> Status Bit for <br> CH6 <br> 1: Fault <br> 0: No Fault | Shorted LED <br> Status Bit for <br> CH5 <br> 1: Fault <br> 0: No Fault | Shorted LED <br> Status Bit for CH4 <br> 1: Fault <br> 0: No Fault | Shorted LED <br> Status Bit for <br> CH3 <br> 1: Fault <br> 0: No Fault | Shorted LED <br> Status Bit for <br> CH2 <br> 1: Fault <br> 0: No Fault | Shorted LED <br> Status Bit for <br> CH1 <br> 1: Fault <br> 0: No Fault | 00000000 |

Note: The LT3967 sets all OLFREG and SLFREG register bits high, with ALERT pin asserted ( pulled low) to indicate the overheat fault condition ( $\geq 170^{\circ} \mathrm{C}$ ) (See LED/Overheat Fault Detection and Reporting section for detail), with ALERT pin deasserted (pulled high) to indicate the IC is in shutdown condition (See Operation in Shutdown Condition section for detail). If the two conditions are concurrent, the shutdown condition dominates.


Figure 5. LT3967 Command Registers and Channel Control Diagram

## APPLICATIONS INFORMATION

or transmit register contents. The serial clock line (SCL) is always an input to the LT3967 and the serial data line (SDA) is bidirectional. The LT3967 can only pull the serial data line (SDA) LOW and can never drive it HIGH. SCL and SDA are required to be externally connected to the $V_{D D}$ supply through a pull-up resistor. When the data line is not being driven LOW, it is HIGH. Data on the ${ }^{2} \mathrm{C}$ bus can be transferred at rates up to $100 \mathrm{kbits} / \mathrm{s}$ in the standard mode and up to 400kbits/s in the fast mode.

## THE START AND STOP CONDITIONS

When the bus is idle, both SCL and SDA must be HIGH. A bus master signals the beginning of a transmission with a START condition by transitioning SDA from HIGH to LOW while SCL is HIGH. When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from LOW to HIGH while SCL is HIGH. The bus is then free for another transmission. However, if the master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address the same or another slave without first generating a STOP condition. When the bus is in use, it stays busy if a repeated START (Sr) is generated instead of a STOP condition. The repeated START (Sr) conditions are functionally identical to the START (S). Various combinations of read/write commands are then possible within such a transfer, except that the BCMODE write command for dimming cycle synchronization and the BCMODE read command for alert inquiry and the ACMODE write command for clearing the overheat fault bits must be self contained with a terminating STOP condition.

## $I^{2}$ C SERIAL PORT DATA TRANSFER

After the START condition, the $I^{2} \mathrm{C}$ bus is busy and data transfer can begin between the master and the addressed LT3967 slave. Data is transferred over the bus in group of nine bits, one byte followed by one acknowledge (ACK) bit. The acknowledge signal is used for handshaking between the master and the slave.

A Packet Error Checking (PEC) mechanism is implemented in the LT3967 to improve I ${ }^{2} \mathrm{C}$ communication reliability. This mechanism requires that a PEC byte (or CRC-8 checksum), which is calculated over the entire
message frame including the address and read/write bit, is always appended at the end of each ACMODE or SCMODE command. The polynomial used for the PEC byte calculation is $x^{8}+x^{2}+x+1$ (initialized to zero). Both the transmitter and the receiver need to calculate a PEC byte. The transmitter sends its PEC byte derived from the read/write address and subsequent outgoing data bytes. The receiver calculates its own PEC byte from the read/ write address and subsequent incoming data bytes, and compares it with the received one. A PEC-byte mismatch guarantees that an error has occurred during the transaction. A PEC-byte match suggests a reasonable likelihood of the command being received correctly, as long as the same polynomial is used. Example Linduino code for calculating CRC-8 PEC is provided (see next page).
When the LT3967 is written to, it acknowledges its device write address and subsequent data bytes. It acknowledges the PEC byte if the PEC bytes match. Otherwise it does not acknowledge it. The received data bytes are validated and transferred to internal holding latches upon the return of the acknowledgment of the PEC byte by the LT3967. The received data bytes are regarded as void by the LT3967 in case of mismatch. If desired, a repeated START (Sr) condition may be initiated by the master to address another device on the $I^{2} \mathrm{C}$ bus or another register in the same device for data transfer. The LT3967 remembers the valid data it has received. Once selected channels of the devices on the $I^{2} \mathrm{C}$ bus have been addressed and sent valid data, the master issues a STOP condition to finish the communication. The LT3967 will update its command registers with the data it has validated upon the STOP condition, except that the VOTH and VSTH bits are updated in the channel SCMREG command register upon the return of the acknowledgment of the PEC byte by the LT3967.
When reading from the LT3967, the master initiates the command by issuing a read address. The LT3967 acknowledges its device read address and responds with subsequent data bytes plus a PEC byte. The master is not required to acknowledge the data/PEC bytes.
The master can free the $I^{2} \mathrm{C}$ bus by issuing a STOP condition after the data transfer. If desired the master can verify the data bytes written to the internal holding latches prior to updating them to the command registers by reading them back before sending a STOP condition.

## APPLICATIONS INFORMATION

```
// Bytewise CRC-8 for LT3967 using X8 + X2 + X + 1
// Takes a running sum (or 0) as <in>, and current byte to CRC as <data>
// Returns the CRC-8 of <in> and <data> for sending or further CRC'ing
int8_t doCRC(int8_t in, int8_t data) {
    inच8 t crc;
    int8-t i;
    crc \equiv in ^ data; // XOR the incoming bytes
    for(i = 0; i < 8; i++){ // Step through each bit
        if (crc & 0x80) { // If MSB is set
            crc <<= 1; // Shift up, then
            crc ^= 0x07; // XOR with the low byte of polynomial
        } else { // If MSB is unset
            crc <<= 1; // Simply shift up
        }
    } // Repeat for rest of bits
    return crc; // Finally, send back the result
}
// Usage of ACMODE Write Protocol,
// where CHIPADDR and DATA are the bytes to send to LT3967
int8 t myCRC;
myCR\overline{C}= doCRC(0, CHIPADDR);
myCRC = doCRC (myCRC, DATA);
// myCRC now holds the completed PEC byte for sending to LT3967
// Usage of SCMODE Write Short Format Protocol,
// where CHIPADDR and DATA are the bytes to send to LT3967
int8 t myCRC;
myCR\overline{C}= doCRC(0, CHIPADDR);
myCRC = doCRC (myCRC, DATA) ;
// myCRC now holds the completed PEC byte for sending to LT3967
// Usage of SCMODE Write Long Format Protocol,
// where CHIPADDR, DATA1, and DATA2 are the bytes to send to LT3967
int8 t myCRC;
myCR\overline{C}= doCRC (0, CHIPADDR);
myCRC = doCRC (myCRC, DATA1);
myCRC = doCRC (myCRC, DATA2);
// myCRC now holds the completed PEC byte for sending to LT3967
```

Example Linduino ${ }^{\oplus}$ Code for Calculating CRC-8 PEC

## APPLICATIONS INFORMATION

## LT3967 I ²C COMMANDS AND WRITE/READ PROTOCOLS

Only a master can issue an $I^{2} \mathrm{C}$ command to start a write or read operation. The first command byte is always an ${ }^{2} \mathrm{C}$ device address sent by a master. If the master issues a write command, all the remaining bytes of the command will be transmitted by the master. If the master issues a read command, all the remaining bytes of the command will be transmitted by the addressed LT3967 slave. The LT3967 I ${ }^{2}$ C commands can be divided into three categories based on their purposes:

## 1) All Channel Mode (ACMODE) Command

The ACMODE write command (see Figure 6) is used to set the ACMREG register bits (see Table 1) to control the eight channel switches together. The command is three bytes long including the PEC byte. The first byte is the ACMODE device write address and the second byte is the data byte to be written to the ACMREG register. Please note the ACMODE write command also updates DV[7:0] (B[7:0] in channel SCMREG register) accordingly for each channel for the purpose of dimming without flicker.

The ACMODE read command (see Figure 7) is used to read back the ACMREG register bits and to get the LED and overheat fault conditions. The command is five bytes long including the PEC byte. The first byte is the ACMODE device read address followed by three data bytes read respectively from the ACMREG register, the OLFREG register and the SLFREG register.

The LT3967 ACMODE device address is $010 \mathrm{~A}_{4} \mathrm{~A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1}$ followed by an eighth bit which is a data direction bit (R/W) - a 0 indicates a write transmission (the master writes to the addressed LT3967) , a 1 indicates a read transmission (the master reads from the addressed LT3967) . $A_{4} A_{3} A_{2} A_{1}$ is an input logic value from the programmable address select pins ADDR4, ADDR3, ADDR2 and ADDR1. The input logic value is $0 / 1$ if the address select pin is connected to GND $/ V_{D D}$ through a $150 \mathrm{k} \Omega$ resistor or less.

## ACMODE Write Command Latency

The ACMODE write command can be conveniently used for quick status control of the eight channel LEDs. Each ACMODE write command is three bytes long and takes about $70 \mu \mathrm{~s}$ to transmit if 400 kHz SCL clock is chosen. The command latency between the STOP condition and channel switching on (LED turning off) is about $1.2 \mu \mathrm{~s}$, and the command latency between the STOP condition and channel switching off (LED turning on) is about $2 \mu \mathrm{~s}$. Therefore, the minimum time from initiating to executing an ACMODE write command is about $73 \mu$ s if 400 kHz SCL clock is used.

## ACMODE Write Command and Simultaneous Channel Switching

The ACMODE write command can control all 8 channels to switch together. It is possible to switch all LEDs from on/off to off/on simultaneously using a single ACMODE write command. A fast LED driver can respond well to a


Figure 6. LT3967 I ${ }^{2}$ C Serial Port ACMODE Write Protocol


Figure 7. LT3967 $I^{2}$ C Serial Port ACMODE Read Protocol

## APPLICATIONS INFORMATION

sudden output voltage change caused by simultaneous channel switching. An LED driver with slower response may trigger false faults due to large transients in the string current. When working with a slow LED driver, you should avoid sending an ACMODE write command which can cause simultaneous channel switching. Instead you can use multiple ACMODE write commands, and each of them makes one channel switch at a time.

## 2) Single Channel Mode (SCMODE) Command

The SCMODE write command is used for setting the addressed channel SCMREG register bits to control the channel switch and to set the channel LED fault detecting thresholds.
The SCMODE write command has two formats: short format (see Figure 8) and long format (see Figure 9). Both the formats configure the channel SCMREG register. Choosing the short format or the long format depends on which bits of the channel SCMREG register you want to configure.
The SCMODE write command short format can program the channel open LED threshold by setting $\mathrm{V}_{\text {OTH }}(\mathrm{B}[15])$ and the channel shorted LED threshold by setting $\mathrm{V}_{\text {STH }}$ ( $\mathrm{B}[14]$ ). When asynchronous operation is enabled by setting $\mathrm{AE}(\mathrm{B}[8])$ to 1 , the channel LED can be set to constant off or constant on immediately with $\mathrm{AO}(\mathrm{B}[9])$ set to 0 or 1 .

Unlike the dimming operation, turning on and turning off of the channel LED are not synchronized with the channel dimming cycle for asynchronous operation. Please note the SCMODE write command short format with AE set to 1 will overwrite the channel's $\mathrm{DV}[7: 0]$ ( $\mathrm{B}[7: 0]$ ) with all ones or all zeros according to received AO value for the purpose of dimming without flicker. The SCMODE write command Iong format can program the fade time multiplier by setting FTM[2:0] (B[13:11]) and disable asynchronous operation by setting $A E(B[8])$ to 0 and set a new dimming value by updating $\operatorname{DV}[7: 0]$ ( $\mathrm{B}[7: 0]$ ).
The SCMODE write command short format is three bytes long including the PEC byte (see Figure 8). The first byte is the SCMODE device write address. The second byte consists of 3 sections- the first section (bit 7) must be 0 to indicate the short format, the second section (bit 6, bit 5 and bit 4) is the channel address indicating which channel SCMREG register is written to, the last section is the configuration data (bit 3 for VOTH, bit 2 for VSTH, bit 1 for $A O$ and bit 0 for $A E)$.
The SCMODE write command long format is four bytes long including the PEC byte (see Figure 9). The first byte is the SCMODE device write address. The second byte consists of 3 sections - the first section (bit 7) must be 1 to indicate the long format, the second section (bit 6 , bit 5 and bit 4 ) is the channel address indicating which channel SCMREG register


Figure 8. LT3967 $I^{2}$ C Serial Port SCMODE Write Short Format Protocol


Figure 9. LT3967 I ${ }^{2}$ C Serial Port SCMODE Write Long Format Protocol

## APPLICATIONS INFORMATION

is written to, the last section is the configuration data (bit 3, bit 2 and bit 1 for FTM[2:0] and bit 0 for AE). The third byte is the dimming value $\mathrm{DV}[7: 0]$.

## Channel Open LED Threshold ( $\mathrm{V}_{\text {отн }}$ ) Programming

By using the SCMODE write command short format, you can program VOTH (B[15]) to 0 and 1 (default) to set the channel open LED threshold $\mathrm{V}_{\text {отн }}$ to $6.1 \mathrm{~V} / 5.5 \mathrm{~V}$ and 11.4V/10.8V (default) respectively.

## Channel Shorted LED Threshold ( $\mathrm{V}_{\text {STH }}$ ) Programming

By using the SCMODE write command short format, you can program VSTH (B[14]) to 0 (default) and 1 to set the channel shorted LED threshold $\mathrm{V}_{\text {STH }}$ to 1 V (default) and 4 V respectively.
It is recommended to adjust the $\mathrm{V}_{\text {отн }}$ and $\mathrm{V}_{\text {STH }}$ from their default values to the proper threshold levels based on LED-on voltage for each channel, once the application circuit is powered on.

## Channel PWM Dimming Fade Time Programing

By using the SCMODE write command long format, you can program FTM[2:0] (B[13:11]) to set the fade time multiplier. The fade time multiplier can be set to 0 (default), 1, 2, 4, 8, 16, 24 and 31 when FMM[2:0] bits are 000 (default), $001,010,011,100,101,110$ and 111 respectively (refer to Table 2, Figure 9 and Figure 5).

Fade time can be calculated using the formula: $\mathrm{T}_{\text {FADE }}=\mathrm{N}$ - $T_{\text {STEP }}=\mathrm{N} \cdot \mathrm{M} \cdot \mathrm{T}_{\text {PWM }}=\mathrm{N} \cdot \mathrm{M} \cdot \mathrm{T}_{\text {RTSYNC }} \cdot 2048$, where $N$ is the number of transitional steps determined by the distance between the initial dimming value and the target dimming value. M is the programmed fade time multiplier which sets the number of PWM dimming cycles running for each transitional step. $\mathrm{T}_{\text {Step, }} \mathrm{T}_{\text {PWm }}$ and $\mathrm{T}_{\text {RTSYnc }}$ represent the run time for one transitional step, one PWM dimming cycle and one RTSYNC input clock cycle respectively. When M is set to 0 , the channel LED performs PWM dimming without fade transition.

The SCMODE read command (see Figure 10 and Figure 11) is used to read back the addressed channel SCMREG register bits. The SCMODE read command is four bytes long including the PEC byte. The first byte is the SCMODE device read address. The second byte comprises (from MSB to LSB) the open LED threshold bit $V_{\text {отн }}$, the shorted LED threshold bit $\mathrm{V}_{\text {STH }}$, the fade time multiplier $\mathrm{FM}[2: 0]$, the fading done indicator FDI which is a read-only bit used to indicate whether the fade process has ended or not, the asynchronous on/off bit AO and the asynchronous enable bit AE from the addressed SCMREG register. The third byte is the dimming value $\operatorname{DV}[7: 0]$ from the addressed SCMREG register.

Unlike the SCMODE write command, the SCMODE read command does not contain the channel address. Actually the channel address received from the last SCMODE


Figure 10. LT3967 I ${ }^{2}$ C Serial Port SCMODE Read Protocol

## APPLICATIONS InFORMATION


Figure 11. LT3967 I ${ }^{2}$ C Serial Port SCMODE Write Short Format Followed by SCMODE Read

## APPLICATIONS INFORMATION

write command is stored and will be used as the channel address for incoming SCMODE read operations. In other words, a SCMODE read command always reads the channel SCMREG register addressed by the last SCMODE write command. If no SCMODE write command has ever been received, the default channel address $000(\mathrm{CH} 1)$ is used.

The LT3967 SCMODE device address is $101 A_{4} A_{3} A_{2} A_{1}$ followed by an eighth bit which is a data direction bit ( R / W) - a 0 indicates a write transmission (the master writes to the addressed LT3967), a 1 indicates a read transmission (the master reads from the addressed LT3967). $A_{4} A_{3} A_{2} A_{1}$ is an input logic value from the programmable address select pins ADDR4, ADDR3, ADDR2 and ADDR1. The input logic value is $0 / 1$ if the address select pin is connected to GND $/ V_{D D}$ through a $150 \mathrm{k} \Omega$ resistor or less.

## 3) Broadcast Mode (BCMODE) Command

The BCMODE write command (see Figure 12) is used to reset each channel counter to synchronize the dimming cycles among the multiple LT3967 slaves on the $\mathrm{I}^{2} \mathrm{C}$ bus and to reset the PWM clock to the RTSYNC input clock. The LT3967 slaves must be operating with a common external clock in order to be synchronized. The BCMODE write command is only one byte long: 00011000. The command does not modify any register bits.

The BCMODE read command (see Figure 13) is used to inquire about which LT3967 slave on the bus is sending the alert (see LT3967 Alert Response Protocol section for detail). This command is two bytes long. The first byte is the broadcast read address 00011001 . The second byte $010 A_{4} A_{3} A_{2} A_{1} 1$ is sent by the alerting slave to indicate its ACMODE device read address to the master. $A_{4} A_{3} A_{2} A_{1}$ is an input logic value from the programmable address select pins ADDR4, ADDR3, ADDR2 and ADDR1.

If the BCMODE read command is issued when no LT3967 slave on the bus is sending alert, the master receives no acknowledgment.

## LT3967 ALERT RESPONSE PROTOCOL USING ALERT RESPONSE ADDRESS (ARA)

In a system where several slaves share a common interrupt line, the master can use the alert response address (ARA) to determine which device initiated the interrupt. The master initiates the ARA procedure with a START condition and the special 7-bit ARA bus address (0001100) followed by the read bit $(R)=1$. If the LT3967 is asserting the ALERT pin, it acknowledges and responds by sending its 7 -bit bus address $\left(010 A_{4} A_{3} A_{2} A_{1}\right)$ and a 1 . While it is sending its address, it monitors the SDA pin to see


Figure 12. LT3967 ${ }^{2}$ C Serial Port BCMODE Write Protocol


Figure 13. LT3967 ${ }^{2}$ C Serial Port BCMODE Read Protocol

## APPLICATIONS INFORMATION

if another device is sending an address at the same time using standard I ${ }^{2} \mathrm{C}$ bus arbitration. If the LT3967 is sending a 1 and reads a 0 on the SDA pin on the rising edge of SCL, it assumes another device with a lower address is sending and the LT3967 immediately aborts its transfer and waits for the next ARA cycle to try again. If transfer is successfully completed, the LT3967 will deassert its ALERT pin and will not respond to further ARA requests until a new alert event occurs. Please note that the successfully completed ARA cycle deasserts the ALERT pin only. It does not clear the fault status bit set in the OLFREG/SLFREG register.

## WATCHDOG TIMEOUT RESET

The LT3967 has a programmable watchdog timer designed to monitor $I^{2} C$ communications to make sure reliable connection between the master and the LT3967 slave. The WDI pin is used to set the watchdog upper boundary with a capacitor to GND. The watchdog starts monitoring the serial interface when $V_{D D}$ transitions above 2.5 V . A timeout occurs when the time between $V_{D D}$ POR or START and STOP reaches the programmed watchdog upper boundary. Like the $V_{D D}$ POR, the timeout event resets all LT3967 registers to the default value, and resets the PWM clock to the RTSYNC input clock. Each channel switch state is determined by resistor settings at ADDR[4:1] pins. In other words, watchdog timeout reset has the same initialization effect as $V_{D D}$ POR reset.
For the customer who wants to know if the IC was reset by unexpected $V_{D D}$ POR or watchdog timeout during normal operation, the following procedure is suggested: 1) Upon $V_{D D}$ powered on, a unique data byte such as 10101010, which is different from the default determined by ADDR[4:1] resistor settings, should be immediately written to ACMREG register by using an ACMODE write command followed by 8 SCMODE write commands which configure channel dimming operation, and a STOP condition. 2) By reading ACMREG register periodically using an ACMODE read command at intervals less than the watchdog upper boundary (nominal 16 ms with a 10 nF capacitor), the customer is able to know if $V_{D D}$ POR or watchdog timeout reset has unexpectedly occurred during normal
operation. ACMREG register reset to the default indicates $V_{D D} P O R$ or watchdog timeout has occurred. Otherwise it indicates the IC has been operating with neither $V_{D D}$ POR nor watchdog timeout reset. Please note that the ACMODE write command mentioned in the procedure above should be used exclusively for detecting $V_{D D}$ POR or watchdog timeout reset. It will not be used to set channel switch state in this case.

## RTSYNC INPUT CLOCK FAULT DETECTION AND ALERT ASSERTION

The PWM clock is required by the LT3967 to perform PWM dimming. The PWM clock is disabled as long as the LT3967 is disabled (ENH pin is undervoltage for $\mathrm{V}_{\text {IN }}$ supply). When the IC is being enabled, the PWM clock is set to the RTSYNC input clock coming either from the external clock source or from the RTSYnc programmed internal oscillator. Besides the RTSYnc programmed internal oscillator, the LT3967 provides an internal standby clock ( 100 kHz nominal). When a RTSYNC clock fault is triggered upon the RTSYNC clock running slower than the internal standby clock, the PWM clock will be switched from the RTSYNC clock to the standby clock. If the external clock connection is lost, the PWM clock setting LED dimming will switch to the RTSYNC programmed internal oscillator frequency without asserting ALERT pin if a programming resistor $\mathrm{R}_{\text {TSYNC }}$ is connected between RTSYNC pin and GND. Otherwise the PWM clock will switch to the internal standby clock and ALERT pin will be asserted. Once switched, the PWM clock remains with the standby clock until reset by $V_{D D}$ POR, watchdog timeout or a BCMODE write command. The LT3967 asserts ALERT pin to indicate the RTSYNC clock fault condition. $\overline{\text { ALERT }}$ pin can be deasserted by $\mathrm{V}_{D D}$ POR, watchdog timeout, a BCMODE write command or a BCMODE read command which successfully sent the alert response address to the master.

## LED/OVERHEAT FAULT DETECTION AND REPORTING

The LT3967 detects and reports open LED, shorted LED and overheat fault conditions via ALERT pin and I ${ }^{2} \mathrm{C}$ serial interface. (See the following sections for detail.)

## APPLICATIONS INFORMATION

## OPEN LED FAULT DETECTION AND ALERT ASSERTION

An open LED fault will be triggered when the voltage between the channel DRN pin and the channel SRC pin exceeds 13 V (nominal) or when the voltage between the channel DRN pin and the channel SRC pin exceeds the programmed open LED threshold but less than 13 V (nominal) for more than $15 \mu \mathrm{~s}$ (nominal). Once an open LED fault is triggered in a channel, the fault status bit matching the channel will be set in the OLFREG status register, which will cause the $\overline{\text { ALERT }}$ pin to be asserted (pulled down) and the channel switch to be turned on for the switch protection and to maintain continuity of the string for good LEDs. The switch can be turned off and PWM dimming reestablished by updating its registers with the serial interface.

## SHORTED LED FAULT DETECTION AND ALERT ASSERTION

A shorted LED fault will be triggered when the voltage between the channel DRN pin and the channel SRC pin falls below the programmed shorted LED threshold for more than $15 \mu \mathrm{~s}$ (nominal). Once a shorted LED fault is triggered in a channel, the fault status bit matching the channel will be set in the SLFREG status register, which will cause the ALERT pin to be asserted (pulled down). However, unlike the open LED fault, the channel switch will continue with the programmed PWM dimming.

## LED FAULT STATUS BIT CLEARANCE

The fault status bit set in the OLFREG/SLFREG register by an open/shorted LED fault can only be cleared by an ACMODE write command or a SCMODE write command accessing the channel. If the open/shorted LED fault no longer exists when the write command is updating the command register at the $I^{2} \mathrm{C}$ STOP condition, the fault status bit matching the channel will be cleared and the ALERT pin will be deasserted. Otherwise, the fault status bit will remain set, and the $\overline{\text { ALERT }}$ pin will remain asserted or be asserted again if previously deasserted.

## OVERHEAT FAULT DETECTION AND ALERT ASSERTION

An overheat fault will be triggered when the IC temperature exceeds $170^{\circ} \mathrm{C}$ (nominal). Once an overheat fault is triggered, all status bits in both the OLFREG register and the SLFREG register will be set, which will cause the ALERT pin to be asserted (pulled down) and all eight channel switches to be turned on (LEDs to be turned off) for cooling down the system.

## OVERHEAT STATUS BITS CLEARANCE

The fault status bits set in the OLFREG register and the SLFREG register by an overheat fault can only be cleared by an ACMODE write command with all 1 s in its data byte. If the IC temperature is below $160^{\circ} \mathrm{C}$ (nominal) when the ACMODE write command is updating the ACMREG register at the ${ }^{2}$ C STOP condition, the fault status bits will be cleared and the ALERT pin will be deasserted. Otherwise, the fault status bits will remain set, and the ALERT pin will remain asserted or be asserted again if previously deasserted.

## ALERT DEASSERTION

The LT3967 deasserts the ALERT pin in either of the following two situations:

1) The LT3967 has successfully completed the ARA procedure initiated by the master. Please note that the successfully completed ARA procedure does not clear fault status bits. It only deasserts the ALERT pin.
2) The LT3967 has received an ACMODE or SCMODE command which cleared the fault status bits, resulting in the $\overline{\text { ALERT }}$ pin deassertion.

## PRINTED CIRCUIT BOARD LAYOUT

When laying out the printed circuit board, the following checklist should be followed to ensure proper operation of the LT3967:

1. Connect the exposed pad of the package (Pin 29) directly to a large ground plane to minimize thermal and electrical impedance.

## APPLICATIONS INFORMATION

2. Keep the LED connection traces as short as possible.
3. Place power supply bypass capacitors as close as possible to the supply pins.
4. Place the R TSYnc resistor as close as possible to the IC if a resistor is used to set LED dimming frequency.
5. Place the WDI capacitor as close as possible to the IC if the watchdog function is used.

## Long Wires or Cables Between LT3967 and LEDs

The best practice is to place the LT3967 and the LEDs it controls on the same PCB and to keep LED connection traces as short as possible. Long wires (>>10cm) between the LT3967 and the LEDs introduce parasitic inductance that leads to an underdamped RLC response (ringing) in the switching voltage when channel is switching on and off. A meter of 30 -gage wire can introduce about $1 \mu \mathrm{H}$ of parasitic inductance. The ringing can trigger open LED protection due to false open LED detection, and cause the channel to bypass good LEDs. In extreme cases, the ringing may exceed absolute maximum ratings and damage the part. The parasitic inductance also generates a step voltage waveform (relative to GND) at the switches at the frequency of the switching regulator. The magnitude of this step waveform depends upon the current ripple in the source and the parasitic inductance. The fast edges
of the step waveform can cause unintended toggling of the LT3967's switches.

RC snubber circuits (shown in Figure 14) can suppress the ringing and allow use of wires up to 1 meter with no false fault detection. The snubber should be placed close to the IC. Please note that an 8-LED string requires 9 snubbers: one snubber across each of the 8 switches and a snubber across all 8 switches (R9, C9). The 9th snubber (R9, C9) softens the stepped waveform edges. With the snubbers, the LT3967 can control the LEDs through a 1 meter ribbon cable ( 9 wires total) passing 1.3 A with no false faults detected. The snubber value shown here is good for most applications.

## Schottky Clamping Diode for LT3967 Protection

For the boost-buck mode application titled Matrix LED Dimmer Powered by a Dual Buck Mode LED Driver with a Boost Pre-Regulator in the following Typical Applications section, where the voltage at the LED string bottom (LED1- node and LED2- node) may go below OV, a Schottky clamping diode (D8 and D9) connecting the IC ground to the LED string bottom is required to keep SRC $\geq$ -0.3 V . A Schottky clamping diode (D6 and D7) connecting the top of the LED string (LED1+ node and LED2 ${ }^{+}$node) to the $V_{I N}$ pin is required to guarantee that the absolute maximum rating $\mathrm{V}_{\mathrm{IN}}-\mathrm{SRC} \geq-0.3 \mathrm{~V}$ is met.


Figure 14. RC Snubbers in Long Wire Application

## TYPICAL APPLICATIONS

Matrix LED Dimmer Powered by a Dual Buck Mode LED Driver with a Boost Pre-Regulator


## PACKAGE DESCRIPTION

## FE Package

28-Lead Plastic TSSOP (4.4mm)
(Reference LTC DWG \# 05-08-1663 Rev L)
Exposed Pad Variation EB



NOTE:

1. CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSIONS ARE IN MILLIMETERS (INCHES)
3. DRAWING NOT TO SCALE
4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT
*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.150 mm (.006") PER SIDE

## LT3967

## TYPICAL APPLICATION

Matrix LED Dimmer Powered by a Boost-Buck LED Driver


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT3965/LT3965-1 | Eight-Switch Matrix LED Dimmer with Programmable 256:1 PWM Dimming and Fault Reporting Through I $I^{2} \mathrm{C}$ | VDD: 2.7V to 5.5V, $\mathrm{V}_{\text {IN: }}: 8 \mathrm{~V}$ to 60 V , Eight Independent $17 \mathrm{~V} / 330 \mathrm{~m} \Omega \mathrm{NMOS}$ Switches, 11-Bit Resolution Logarithmic State Transition, TSSOP-28E Package |
| LT3932 | 36V, 2A Synchronous Step-Down LED Driver | $V_{\text {In: }}$ 3.6V to 36V, OV to 36V LED String Voltage, 128:1 Internal PWM Dimming, 5000:1 External PWM Dimming, 20:1 Analog Dimming, $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN-28 Package |
| LT3952 | 60V, 4A LED Driver with 4000:1 PWM Dimming with Spread Spectrum | $\mathrm{V}_{\text {In: }} 3 \mathrm{~V}$ to $42 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=60 \mathrm{~V}, 4000: 1 \mathrm{PWM}, 20: 1$ Analog, $\mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}$, TSSOP-28E Package |
| LT3964 | Dual 36V, Synchronous 1.6A Buck LED Driver with $1^{2} \mathrm{C}$ | VIN: 4V to 36V, 8192:1 Internal PWM Dimming, 1000:1 External PWM Dimming, 10:1 External Analog Dimming, $5 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN-36 Package |
| $\begin{aligned} & \text { LT3756/LT3756-1/ } \\ & \text { LT3756-2 } \end{aligned}$ | High Side 100V, 1MHz LED Controller with 3000:1 PWM Dimming | $\mathrm{V}_{\text {IN: }}$ : 6 V to 100V, $\mathrm{V}_{\text {Out }}: 5 \mathrm{~V}$ to 100V, 3000:1 PWM, 20:1 Analog, $\mathrm{I}_{\text {SD }}<\mu \mathrm{A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN-16 and MSOP-16E Packages |
|  | Rev 0 |  |
| $30$ |  | $08 / 20$  <br> NALOG www.analog.com <br> © ANALOG DEVICES, INC. 2020  |

