### Dual Channel 6A, 20V PolyPhase Step-Down Silent Switcher 2 with Digital Power System Management

DESCRIPTION


### FEATURES

- Silent Switcher<sup>®</sup>2 Architecture: Enables Compact, Efficient, low EMI Solution
- PMBus/I<sup>2</sup>C Serial Interface
  - Telemetry Read Back Includes V<sub>OUT</sub>, I<sub>OUT</sub>, V<sub>IN</sub>, Die Temperature, Faults
  - Programmable Voltage, Current Limit, Digital Soft-Start/Stop, Sequencing, UV/OV, Phase, Frequency (Up to 4MHz), Loop Compensation
  - Integrated EEPROM with Fault Event Log
- Key Parameters May Be Set by Configuration Resistors for Operation without Programming
- ±0.25% Output Voltage Accuracy Over Temperature for 0.6V to 1.375V
- PolyPhase Load Sharing for Up to Eight Phases
- Wide V<sub>IN</sub> Range: Down to 2.9V, or 1.5V with EXTV<sub>CC</sub>
- Up to 95% Efficiency at 1MHz, 12V<sub>IN</sub> to 3.3V<sub>OUT</sub>
- V<sub>OUT</sub> Range 0.4V to 5.5V (Up to 0.85 V<sub>IN</sub>)
- Differential Remote V<sub>OUT</sub> Sense
- External Frequency Synchronization
- 40-lead (5mm × 7mm) LQFN Package

# **APPLICATIONS**

- Communications, Storage, and Industrial Systems
- Data Center and Solid State Drive Power Supplies

### TYPICAL APPLICATION




The LT®7182S is a dual-output monolithic PolyPhase DC/DC synchronous step-down regulator that delivers up to 6A of continuous current from both channels simultaneously and supports loads up to 8A from either channel. The LT7182S features the second generation Silent Switcher® architecture with integrated  $V_{IN}$  bypass capacitors for fast, clean, low-overshoot switching edges delivering high efficiency at high switching frequencies while minimizing EMI emissions.

The I<sup>2</sup>C-based PMBus 1.3 compliant serial interface enables control of device functions and provides telemetry information for system monitoring. The LT7182S is supported by the LTpowerPlay<sup>®</sup> graphical user interface tool.

Output voltage, frequency, phase, and device address can be configured using resistors for operation without programming. Settings may also be written via the serial interface and/or stored in EEPROM.

The controlled on-time valley current mode control architecture with 20ns (typical) minimum on-time enables high switching frequency at low output voltage with excellent transient response in a small overall solution size.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 8823345.



# TYPICAL APPLICATIONS

Features	1
Applications	
Typical Application	1
Description	
Absolute Maximum Ratings	3
Order Information	
Pin Configuration	
Electrical Characteristics	
Typical Performance Characteristics	
Pin Functions	
Block Diagram	
Operation	
Overview	
Switching Regulator Control Loop	
Light-Load Current Operation	
EEPROM	
Power-Up and Initialization	
Soft-Start	
Shutdown	
Warning and FAULT Handling	
Applications Information	
Using Resistor Configuration Pins	
Setting Output Voltage	
Switching Frequency and Phase Programmable Current Limit	
Inductor Selection	
Input and Output Capacitors	
Programmable PWM Control Loop Compensation	
Software-Configurable Sequencing	
Event-Based Sequencing	
LTpowerPlay GUI	
PMBus Command Summary	
PMBus/I <sup>2</sup> C Serial Interface Summary	
Board Layout Considerations	
Layout Considerations	
Thermal Considerations	
Typical Applications	
Package Description	
Typical Application	38
Related Parts	38


See also, the companion document LT7182S PMBus/I<sup>2</sup>C Reference Manual. It provides a detailed description of digital functionality including PMBus commands, serial device address selection, and physical interface details.

### **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

PV <sub>IN0</sub> , PV <sub>IN1</sub> –0.3V to 25V
EXTV <sub>CC</sub> –0.3V to 6V
V <sub>SENSEOP</sub> , V <sub>SENSE1P</sub> –0.3V to 6V
V <sub>SENSEON</sub> , V <sub>SENSE1N</sub> –0.3V to 0.3V
I <sub>TH0</sub> , I <sub>TH1</sub> –0.3V to 6V
SYNC/PWM_CFG, WP, SHARE_CLK,
ALERT, SDA, SCL, FAULTO, FAULT1, RUNO,
RUN1, PG00D0, PG00D10.3V to 6V
Operating Junction Temperature (Note 2)
LT7182SR–40°C to 150°C
ABSMAX TJ 150°C
Storage Temperature Range65°C to 150°C
Maximum Peak Reflow (Package Body)
Temperature

### **PIN CONFIGURATION**



### **ORDER INFORMATION**

		PART MARKING*		PACKAGE	MSL	TEMPERATURE RANGE	
PART NUMBER	PAD OR BALL FINISH	DEVICE	FINISH CODE	TYPE**	RATING	(SEE NOTE 2)	
LT7182SRV#PBF	Au (RoHS)	7182S	e4	LQFN	3	-40°C to 150°C	

• \*Pad or ball finish code is per IPC/JEDEC J-STD-609. The temperature grade is identified by a label on the shipping container.

\*\*LQFN is Laminate Package with QFN Footprint. The LT7182S package has • LGA and BGA Package and Tray Drawings the same X, Y dimensions as a standard 5mm × 7mm QFN package.

· Recommended LGA and BGA PCB Assembly and Manufacturing Procedures

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Input Supply	1					
Channel O Input Supply Range	EXTV <sub>CC</sub> = 0V	•	2.9		20	V
Channel 0 Input Supply Range with EXTV <sub>CC</sub>	$3V \le EXTV_{CC} \le 5.5V$		1.5		20	V
Channel 1 Input Supply Range	$PV_{INO} \ge 2.9V \text{ or } EXTV_{CC} \ge 3V$		1.5		20	V
Optional EXTV <sub>CC</sub> Input Supply Range			3		5.5	V
EXTV <sub>CC</sub> + PV <sub>IN0</sub> + PV <sub>IN1</sub> Quiescent Current Both channels switching	f <sub>SW</sub> = 1MHz, Forced Continuous Mode, V <sub>IN</sub> = 12V, No Load			21		mA
Sleep (Pulse Skip Mode) or Shutdown				7		mA
Initialization Time (Delay from RESTORE_USER_ALL, MFR_RESET, or Application of $\text{PV}_{\text{INO}}$ or $\text{EXTV}_{\text{CC}}$ , Until TON_DELAY Timer Can Begin)	With CFG Pins Enabled (Default) CFG Pins Ignored		13 10			ms ms
Switching Regulator						
V <sub>OUT</sub> Range	$\begin{array}{l} PV_{IN} > 6.1V \\ PV_{IN} \leq 6.1V \end{array}$	•	0.4 0.4		5.5 0.85 • V <sub>IN</sub>	V V
V <sub>OUT</sub> Set Point Accuracy	$ \begin{array}{l} \mbox{High-Performance Low-V_{OUT} Mode, } 0.6V \leq V_{OUT} \\ \leq 1.375V \\ 0.4V \leq V_{OUT} \leq 5.5V \end{array} \end{array} $	•	-0.25 -0.5		0.25 0.5	% %
V <sub>OUT</sub> Set-Point Resolution				1		mV
V <sub>SENSEOP</sub> , V <sub>SENSE1P</sub> Input Resistance	$V_{SENSEON} = V_{SENSE1N} = 0V$			30		kΩ
Error Amplifier Transconductance Programming Resolution				3		bits
Error Amplifier Transconductance $g_{m(\text{MAX})}$	Full $V_{OUT}$ Range Mode, $0.4V \le V_{OUT} \le 5.5V$ . Includes Internal $V_{OUT}$ Feedback Divider			300		μS
Error Amplifier Transconductance $g_{m(MIN)}$	Full $V_{OUT}$ Range Mode, 0.4V $\leq V_{OUT} \leq$ 5.5V. Includes Internal $V_{OUT}$ Feedback Divider			37.5		μS
Error Amplifier Transconductance g <sub>m</sub> Step Size	Full $V_{OUT}$ Range Mode, 0.4V $\leq V_{OUT} \leq$ 5.5V. Includes Internal $V_{OUT}$ Feedback Divider			37.5		μS
Error Amplifier Transconductance g <sub>m(MAX)</sub>	High-Performance Low-V <sub>OUT</sub> Mode, 0.4V $\leq$ V <sub>OUT</sub> $\leq$ 1.375V, Includes Internal V <sub>OUT</sub> Feedback Divider			1.2		mS
Error Amplifier Transconductance g <sub>m(MIN)</sub>	High-Performance Low-V <sub>OUT</sub> Mode, 0.4V $\leq$ V <sub>OUT</sub> $\leq$ 1.375V, Includes Internal V <sub>OUT</sub> Feedback Divider			150		μS
Error Amplifier Transconductance g <sub>m</sub> Step Size	High-Performance Low-V <sub>OUT</sub> Mode, 0.4V $\leq$ V <sub>OUT</sub> $\leq$ 1.375V, Includes Internal V <sub>OUT</sub> Feedback Divider			150		μS
Max Programmable Internal Compensation Resistor R <sub>ITH(MAX)</sub>	Internal Compensation ( $I_{TH}$ Tied to INTV <sub>CC</sub> ) (Note 5)			120		kΩ
Min Programmable Internal Compensation Resistor RITH(MIN)	Internal Compensation ( $I_{TH}$ Tied to INTV <sub>CC</sub> ) (Note 5)			5		kΩ
Internal Compensation Capacitor Programming Resolution	Internal Compensation ( $I_{TH}$ Tied to INTV <sub>CC</sub> )			3		bits
Internal Compensation Capacitor CITH(MAX)	Internal Compensation ( $I_{TH}$ Tied to INTV <sub>CC</sub> )			80		pF
Internal Compensation Capacitor CITH(MIN)	Internal Compensation ( $I_{TH}$ Tied to INTV <sub>CC</sub> )			10		pF
Internal Compensation Capacitor C <sub>ITH</sub> Step Size	Internal Compensation ( $I_{TH}$ Tied to INTV <sub>CC</sub> )			10		pF

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C.

PARAMETER	CONDITIONS		MIN	ΤΥΡ	MAX	UNITS
Positive Inductor Valley Current Limit ILIM-POS (Note 6) (Sourcing Output Current)	ILIM Range 0 ILIM Range 1 ILIM Range 2 ILIM Range 3	• • •	2.3 3.5 5 6.5	3 4.5 6.5 8.5	3.7 5.5 8 10.5	A A A A
Negative Inductor Valley Current Limit ILIM-NEG (Note 6) (Sinking Output Current)	ILIM Range 0 ILIM Range 1 ILIM Range 2 ILIM Range 3	•	-3 -4.4 -5 -5.5	-2.3 -3.4 -4 -4.25	-1.6 -2.4 -3 -3	A A A A
Power FET On-Resistance Main Switch (Top) Synchronous Switch (Bottom)				48 17		mΩ mΩ
SW Leakage	V <sub>IN</sub> = 20V, V <sub>SW</sub> = 0V,20V		-120		120	μA
Minimum On-Time	I <sub>LOAD</sub> = 1A			20	40	ns
Minimum Off-Time				60	100	ns
Output Voltage Supervisors						
V <sub>OUT</sub> Undervoltage (UV) Fault/Warning Programming Range			0.36		5.5	V
V <sub>OUT</sub> Overvoltage (OV) Fault/Warning Programming Range			0.4		6	V
V <sub>OUT</sub> UV/OV Fault/Warning Threshold Accuracy	$V_{OUT}$ UV/OV Threshold < 0.6V $V_{OUT}$ UV/OV Threshold $\ge$ 0.6V	•	-12 -2		12 2	mV %
V <sub>OUT</sub> UV/OV Fault/Warning Programming Step Size				4		mV
V <sub>OUT</sub> UV/OV Fault/Warning Time	V <sub>OUT</sub> = 10mV Beyond Threshold				25	μs
Input Voltage Supervisors						
ON Threshold Programming Range			1.4		20	V
OFF Threshold Programming Range			1.35		20	V
ON/OFF Threshold Programming Step Size				25		mV
ON/OFF Threshold Set Point Accuracy	$V_{IN_{ON/OFF}} \leq 5V$	٠	-100		100	mV
ON/OFF Threshold Set Point Accuracy	$5V \le V_{IN_ON/OFF} \le 20V$	٠	-2		2	%
V <sub>IN</sub> Overvoltage Lockout Threshold	V <sub>IN</sub> Rising V <sub>IN</sub> Falling	•	22 21	23.3 22.3		V V
Oscillator and Phase Locked Loop						
SYNC/PWM_CFG Pin Input Frequency Range			0.4		4	MHz
Switching Frequency Programming Range			0.4		4	MHz
Switching Frequency Set Point Accuracy		٠	-7.5		7.5	%
Switching Phase Programming Range			0		345	degrees
Switching Phase Programming Resolution				15		degrees
Telemetry Readback	•					·
Telemetry Measurement Period, All Except Die Temperature				6.5		ms
Telemetry Measurement Period, Die Temperature				26		ms
Output Voltage Readback						
READ_VOUT Accuracy	$\label{eq:linear} \left  \begin{array}{l} \text{High-Performance Low-V}_{\text{OUT}} \text{ Mode, } 0.6\text{V} \leq \text{V}_{\text{OUT}} \\ \leq 1.375\text{V} \end{array} \right.$	•	-0.15		0.15	%
READ_VOUT Accuracy	0.4V < V <sub>OUT</sub> < 5.5V	٠	-0.35		0.35	%

5

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ .

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
PV <sub>INO</sub> , PV <sub>IN1</sub> Input Voltage Readback						1
READ_VIN Accuracy	V <sub>IN</sub> = 1.5V to 2.5V V <sub>IN</sub> = 2.5V to 20V	•	-25 -1		25 1	mV %
Output Current Readback	·	•				
READ_IOUT Accuracy	$\begin{array}{l} I_{OUT} = 0A \ to \ 4A, \ (V_{OUT}/V_{IN}) \leq 0.5 \\ I_{OUT} = 4A \ to \ 8A, \ (V_{OUT}/V_{IN}) \leq 0.5 \\ I_{OUT} = 0A \ to \ 4A, \ (V_{OUT}/V_{IN}) > 0.5 \\ I_{OUT} = 4A \ to \ 8A, \ (V_{OUT}/V_{IN}) > 0.5 \end{array}$	• • •	-200 -5 -600 -15		200 5 600 15	mA % mA %
Input Current Readback						
READ_IIN Accuracy	I <sub>IIN</sub> = 0A to 1A, I <sub>IIN</sub> = 1A to 5A	•	-250 -25		250 25	mA %
Frequency Readback			·			
READ_FREQUENCY Accuracy	$f_{SW} \le 400 kHz$ $f_{SW} \ge 400 kHz$		-20 -5		20 5	kHz %
EEPROM Characteristics						
Retention	(Note 4)	•	10			years
Endurance	(Note 4)	•	10,000			writes
Mass Write Time (STORE_USER_ALL)		•		250	500	ms
	PG00D0, PG00D1, SHARE_CLK, SCL, SDA, ALERT,	NP			-	
Input High Threshold (V <sub>IH</sub> )		•		1.1	1.35	V
Input Low Threshold (V <sub>IL</sub> )		•	0.8	0.9		V
Hysteresis (V <sub>HYS</sub> )			50	200	400	mV
Leakage Current	Applied Voltage = 0V, 5.5V				±10	μA
Input Capacitance					10	pF
Digital Clock Input SYNC/PWM_CFG						
Peak-to-Peak Input Voltage Swing	SYNC Input Mode	•	1.6		5.5	V
Rise Time	SYNC Input Mode				25	ns
Duty Cycle	SYNC Input Mode		30		70	%
Digital Clock Output SYNC/PWM_CFG						
Output High Voltage	SYNC Output Mode	•	1.6	1.88	1.98	V
Output Low Voltage	SYNC Output Mode	•		0	0.1	V
Current-Limited Open-Drain Output RUNO, RU	IN1, FAULTO, FAULT1					
Pulldown Current	Applied Voltage = 0.4V to 5.5V	•	1	1.5	2	mA
Open-Drain Outputs PG00D0, PG00D1, SHAF		r	1			
Output Low Voltage	I = 6mA	•			0.4	V
Digital I/O SCL, SDA, ALERT		r				
Output Low Voltage	I = 20mA	•			0.4	V

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
I <sup>2</sup> C/PMBus 1	iming	1		1			I
f <sub>SCL</sub>	Serial Bus Operating Frequency		•	10		1000	kHz
t <sub>BUF</sub>	Bus Free Time Between Stop and Start		•	500			ns
t <sub>HD:STA</sub>	Hold Time After repeated Start Condition		•	260			ns
t <sub>SU:STA</sub>	Repeated Start Condition Setup Time		•	260			ns
t <sub>SU:STO</sub>	Stop Condition Setup Time		•	260			ns
t <sub>SU:DAT</sub>	Data Input Setup Time		•	50			ns
t <sub>HD:DAT</sub>	Data Input Hold Time		•	0			ns
	Data Output Hold Time		•	0		450	ns
t <sub>TIMEOUT</sub>	Bus Timeout		•	25		35	ms
t <sub>LOW</sub>	Serial Clock Low Period		•	0.5		10000	μs μs
t <sub>HIGH</sub>	Serial Clock High Period		•	260			ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LT7182SR is specified over the -40°C to 150°C operating junction temperature range. High Junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than 125°C. Note the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.


Note 3: The LT7182S includes overtemperature protection that is intended to protect the device during momentary overload conditions. The maximum rated junction temperature will be exceeded when this protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.


Note 4: EEPROM endurance is guaranteed by design, characterization and correlation with statistical process controls. Data retention is production tested via a high temperature bake at wafer level. The minimum retention specification applies for devices whose EEPROM has been cycled less than the minimum endurance specification.


Note 5: When internal compensation is selected (by connecting ITH to INTV<sub>CC</sub>), eight internal resistor values are available in non-linear increments. See the MFR\_PWM\_MODE\_LT7182S command in the LT7182S PMBus/I<sup>2</sup>C Reference Manual.


Note 6: The LT7182S switching regulators use valley current mode control so the current limits specified correspond to the valley of the inductor current waveform. Maximum load current is higher and equals the valley current limit plus one half of the inductor ripple current. See Applications Information for more details.


### **TYPICAL PERFORMANCE CHARACTERISTICS**














### **TYPICAL PERFORMANCE CHARACTERISTICS**










Rev. 0


# **TYPICAL PERFORMANCE CHARACTERISTICS**









TOFF\_DELAY = 0ms VOUT\_COMMAND = 1.5V









#### Switching Waveforms in **Pulse-Skip Mode**











### PIN FUNCTIONS

**VSENSEON**, **VSENSE1N** (**Pin 1, Pin 12**): Output Voltage Negative Sense Inputs. Connect these pins to the output voltage ground sense points.

**VSENSEOP**, **VSENSE1P** (**Pin 2, Pin 11**): Output Voltage Positive Sense Inputs. Connect these pins to the output voltage sense points.

**SGND (Pin 3):** Signal Ground. This pin should be connected to board ground in exactly one place, directly beneath the LT7182S.

**I**<sub>TH0</sub>, **I**<sub>TH1</sub> (Pin 4, Pin 5): Error Amplifier Output and Switching Regulator Compensation Points. Connect the appropriate external components between these pins and SGND to compensate the regulator loop frequency response, or connect the  $I_{TH}$  pin to INTV<sub>CC</sub> to select internal compensation for the channel.

**INTV<sub>CC</sub> (Pin 6):** Internal 3V LDO Regulator Bypass. This regulator provides the supply current for internal circuitry. This pin must be bypassed to SGND with a  $10\mu$ F or greater, low ESR ceramic capacitor, as close as possible to the IC. Do not load the INTV<sub>CC</sub> pin with external circuitry.

 $V_{DD18}$  (Pin 7): Internal 1.8V Regulator Bypass. This pin must be bypassed to ground (SGND or PGND) with a 4.7µF or greater, low ESR ceramic capacitor. Do not load the  $V_{DD18}$  pin with external circuitry.

**V<sub>OUT0\_CFG</sub>** (Pin 8): Output Voltage Configuration for Channel 0. Connect a 1% resistor from  $V_{OUT0_CFG}$  to ground (SGND or PGND) according to Table 2 in the Applications Information section to select one of sixteen output voltage set points. If left floating or tied to  $V_{DD18}$ , the LT7182S will use the value of  $V_{OUT_COMMAND}$ programmed in EEPROM. The  $V_{OUT0_CFG}$  pin is read at LT7182S startup and reset. **V<sub>OUT1\_CFG</sub>/POLYPHASE\_CFG (Pin 9):** Output Voltage Configuration for Channel 1 or Polyphase Configuration. If the SYNC/PWM\_CFG pin is NOT configured for Polyphase, then a 1% resistor from V<sub>OUT1\_CFG</sub>/ POLYPHASE\_CFG to ground (SGND or PGND) selects the voltage set point according to Table 2 in the Applications Information Section. If the SYNC/PWM\_CFG pin is configured for Polyphase, then the channel 1 output is set to the same value as channel 0 based on V<sub>OUT0\_CFG</sub> and a 1% resistor from V<sub>OUT1\_CFG</sub>/POLYPHASE\_CFG to SGND selects a Polyphase configuration according to Table 4 in the Applications Information section. The V<sub>OUT1\_CFG</sub>/POLYPHASE\_CFG pin is read at LT7182S startup and reset.

**ASEL (Pin 10):** Serial Bus Address Configuration. Connect a 1% resistor from ASEL to ground (SGND or PGND) to select one of sixteen serial bus interface addresses. See the description of MFR\_ADDRESS in the LT7182S PMBus/I<sup>2</sup>C Reference Manual. The ASEL pin is read at LT7182S startup and reset. If the ASEL pin is left floating, the factory default 7-bit device address is 0x4F. If the ASEL pin is grounded, the factory default device address is 0x40.

**BOOST1 (Pin 13):** Boosted Floating Driver Supply. Connect a  $0.1\mu$ F boost capacitor from BOOST1 to SW1 as close as possible to the IC, using the top PCB layer. The normal operation voltage swing of this pin is from DRV<sub>CC</sub> to PV<sub>IN1</sub>+DRV<sub>CC</sub>

**PGND (Pins 14, 19, 34, 39, Exposed Pad Pins 42-43):** Power Ground. The (–) terminal of the  $PV_{IN0}$ ,  $PV_{IN1}$  input bypass capacitors, and the (–) terminal of the output capacitors,  $C_{OUT0}$  and  $C_{OUT1}$ , should be tied to these pins with low impedance connections. The PCB must be designed to provide low impedance electrical and thermal contact to power ground.

### PIN FUNCTIONS

 $PV_{IN1}$  (Pins 15, 18): Power Supply Input for Channel 1. These pins must be tied together and bypassed as close as possible to the LT7182S, with a low ESR capacitor of value 4.7µF or more.

**SW1 (Pins 16, 17, Exposed Pad Pin 44):** Output of the Channel1 Internal Power Switches. Tie these pins together and connect them to the channel1 inductor and BOOST1 capacitor. This node should be kept small on the PCB for good performance.

**DRV<sub>CC</sub> (Pin 20):** Internal 3.5V LDO Regulator Bypass. This regulator provides the supply current for the power FET drivers. This pin must be bypassed to PGND with a 10 $\mu$ F or greater, low ESR ceramic capacitor, as close as possible to the IC, using the top PCB layer. Do not load the DRV<sub>CC</sub> pin with external circuitry, with the optional exceptions of the pull-up resistor for the SHARE\_CLK pin and/or the RUNO, RUN1, FAULTO, or FAULT1 pins.

**EXTV<sub>CC</sub> (Pin 21):** Optional Power Supply Input. If connected to 3V to 5.5V, this pin will be used to derive the DRV<sub>CC</sub>, INTV<sub>CC</sub>, and V<sub>DD18</sub> supplies. If one of the regulator outputs is set to  $V_{OUT}$  of 3V or greater, that  $V_{OUT}$  may be connected to EXTV<sub>CC</sub> to reduce power loss. If this pin is not tied to a regulator output, use a 0.1µF or greater local bypass ceramic capacitor on this pin, as close as possible to the LT7182S.

**SYNC/PWM\_CFG (Pin 22):** External Clock Synchronization Input/Output and/or PWM Configuration. When driven with an external clock, an internal phase-locked loop synchronizes the switching regulator output with the rising edge of the external clock. If this pin is to be used as a clock input, then a 1.5nF AC-coupling capacitor must be inserted in series with the clock source, unless the EEPROM is programmed to ignore the configuration resistors (MFR\_CONFIG\_ALL\_LT7182S bit 6 set) in which case the clock source can be connected directly. If configured as an output (MFR\_SYNC\_CONFIG\_LT7182S bit 0 set), the LT7182S will drive the SYNC/PWM\_CFG pin output at the switching clock frequency set by FREQUENCY\_ SWITCH, with a voltage swing of 0V to 1.88V (typical). Connect a 1% resistor from SYNC/PWM\_CFG to ground (PGND or SGND) according to Table 3 in Applications Information to select frequency, phase, and mode configurations. The SYNC/PWM\_CFG pin is read at LT7182S startup and reset. See Applications Information for more details.

**RUNO, RUN1 (Pin 24, Pin 23):** Regulator Enable Inputs. Logic high enables the regulators. The RUNO and RUN1 pins are pulled down with 1.5mA (typical) during POR and reset to facilitate sequencing with other regulators, but may be over-driven high by a digital output of another device. The pins may be tied directly to DRV<sub>CC</sub> to enable the regulators when input power is present.

**SHARE\_CLK (Pin 25):** Bidirectional Open-Drain Sequence Time Base Share Clock. Nominally 100kHz. Used to align startup and shutdown of regulator outputs among multiple ADI products when PolyPhase or time-based sequencing is employed. A pull-up resistor to 1.6V to 5.5V is required if the SHARE\_CLK function is used. If neither PolyPhase nor time-based sequencing are required, SHARE\_CLK may be tied to ground if bit 2 of MFR\_CHAN\_CONFIG\_ LT7182S is programmed to zero for both channels (to ignore SHARE\_CLK).

**WP (Pin 26):** Write Protect Input. When this pin is high, only the PAGE, OPERATION, MFR\_EE\_UNLOCK, and CLEAR\_FAULTS commands are writable. Clear individual fault bits by writing a 1 to the respective bits in the STATUS commands.

### PIN FUNCTIONS

**FAULTO**, **FAULT1** (Pin 28, Pin 27): Fault Input/Open-Drain Outputs. The LT7182S pulls the pin down with 1.5mA (typical) when an unmasked fault occurs on the regulator. If another device pulls down on the FAULT pin, the LT7182S regulator will turn off immediately. If PolyPhase configuration is used, tie together the FAULT pins of all PolyPhase channels. If PolyPhase configuration is used, or if FAULT pin reporting or sharing is required, a pull-up resistor of 6.8k or greater to 1.6V to 5.5V is required. FAULT pins may be tied directly to DRV<sub>CC</sub> if the FAULT pin function is not required.

**ALERT (Pin 29):** Open Drain Alert Output. If the ALERT pin function is used, a pull-up resistor to 1.6V to 5.5V is required. If the ALERT pin function is not used, the pin may be tied to ground.

**SCL (Pin 30):** Serial Bus Clock Input and Output. The LT7182S may hold SCL low if clock stretching is enabled (PMBus speeds 400kHz-1MHz only). A pull-up resistor to 1.6V to 5.5V is required for PMBus/l<sup>2</sup>C operation. If serial bus operation is not required, SCL may be tied to ground.

**SDA (Pin 31):** Serial Bus Data Input and Output. A pull-up resistor to 1.6V to 5.5V is required for PMBus/I<sup>2</sup>C operation. If serial bus operation is not required, SDA may be tied to ground.


**PG00D0, PG00D1 (Pin 33, Pin 32):** Power Good Indicator Open-Drain Outputs. PG00D is pulled low when the regulator output is outside of the OV/UV fault thresholds, when the channel is disabled, and during on/off sequencing. The PG00D output is deglitched by internal configurable timers. If the PG00D pin function is used, a pull-up resistor to 1.6V to 5.5V is required. If the PG00D pin function is not used, these pins may tied to PGND.

**PV**<sub>IN0</sub> (Pins 35, 38): Power Supply Input for Channel 0 and Internal LDO Regulators. These pins must be tied together and bypassed to PGND as close as possible to the LT7182S, with a low ESR capacitor of value  $4.7\mu$ F or more. If EXTV<sub>CC</sub> < 3V, then the internal LDO regulators (for DRV<sub>CC</sub>, INTV<sub>CC</sub>, and V<sub>DD18</sub>) pull power from PV<sub>IN0</sub>.

**SW0 (Pins 36, 37, Exposed Pad Pin 41):** Output of the ChannelO Internal Power Switches. Tie these pins together and connect them to the channelO inductor and BOOSTO capacitor. This node should be kept small on the PCB for good performance.

**BOOSTO (Pin 40):** Boosted Floating Driver Supply. Connect a  $0.1\mu$ F boost capacitor from BOOSTO to SWO as close as possible to the IC, using the top PCB layer. The normal operation voltage swing of this pin is from DRV<sub>CC</sub> to PV<sub>IN0</sub>+DRV<sub>CC</sub>.

# **BLOCK DIAGRAM**



#### **OVERVIEW**

The LT7182S is a dual-output monolithic PolyPhase DC/ DC synchronous step-down regulator. The S in LT7182S refers to the second generation Silent Switcher technology, which provides fast and clean switching edges, reduces overall solution size, improves efficiency, and minimizes EMI emissions. The I<sup>2</sup>C-based serial interface is compatible with PMBus 1.3 which supports bus speeds of up to 1MHz.

Major features include:

- Programmable Output Voltage
- Programmable Current Limit
- Programmable Switching Frequency
- Programmable Output Overvoltage and Undervoltage Fault and Warning Thresholds
- Programmable On and Off Delay Times
- Programmable Output Rise/Fall Times
- Programmable Control Loop Compensation
- Programmable Input Undervoltage Threshold
- Dedicated Power Good Pin for Each Channel
- Phase-Locked Loop for Synchronous, PolyPhase Operation (2, 3, 4, 6 or 8 Phases)
- Input and Output Voltage/Current, and Die Temperature Telemetry
- Fully Differential Remote V<sub>OUT</sub> Sense
- Nonvolatile Configuration Memory with ECC
- Nonvolatile Event-Based Fault Log
- Optional External Configuration Resistors for Key
   Operating Parameters
- Optional Time-Base Interconnect for Synchronization Between Multiple Devices
- WP Pin to Write-Protect Internal Configuration
- Standalone Operation using Configuration Resistors or Nonvolatile Configuration Memory

A variety of mechanisms for fault and warning handling are available. Fault and warning detection capabilities include:

- Output Undervoltage/Overvoltage Fault and Warning
- Internal Overtemperature Fault and Warning
- Communication, Memory or Logic (CML) Fault
- Input Overvoltage Fault and Undervoltage Warning
- Output Overcurrent Fault and Warning
- Average Input Overcurrent Warning
- Internal Reference Fault
- External Fault Detection via the Bidirectional FAULT Pins.

A dedicated ALERT pin is provided to indicate that faults or warnings have occurred.

Individual status commands enable fault and warning reporting to identify the specific event.

The FAULT pins of the LT7182S enable fault sharing between channels and with other ADI power system management products including the LTC3880, LTC2974, LTC2978, LTC4676  $\mu$ Module<sup>®</sup>, etc.

Fault reporting and shutdown behavior are fully configurable using the FAULT pins and the MFR\_FAULT\_ PROPAGATE\_LT7182S command. Faults can be individually masked and the fault responses can be programmed to retry (unlatched) or latch-off the regulator output.

#### SWITCHING REGULATOR CONTROL LOOP

The LT7182S employs a controlled on-time, valley current mode architecture. In normal operation, the internal top power MOSFET is turned on for an interval determined by an on-time control circuit. When the top power MOSFET turns off, the bottom power MOSFET turns on until the valley current comparator trips, restarting the on-time control circuit and initiating the next cycle. Inductor current is determined by sensing the voltage drop across the bottom power MOSFET when it is on. The voltage on the I<sub>TH</sub> pin sets the comparator threshold corresponding to the inductor valley current. The error amplifier, EA, adjusts the I<sub>TH</sub> voltage by comparing the output voltage

with an internal reference DAC output. If the load current increases, the output voltage drops relative to the internal reference, which causes the  $I_{TH}$  voltage to rise until the average inductor current matches that of the load current.

An internal phase-locked loop synchronizes the oscillator frequency to an external clock signal if one is present on the SYNC/PWM\_CFG pin. If no external clock is applied, the switching frequency is set by the FREQUENCY\_SWITCH command, which may be initialized using configuration resistors (see Applications Information for more details).

#### LIGHT-LOAD CURRENT OPERATION

The LT7182S has two PWM modes of operation, pulseskip mode or forced continuous conduction mode. The PWM operating mode is is selected by the MFR\_PWM\_ MODE\_LT7182S command bit 0, which can be initialized using configuration resistors as shown in Table 3 and Table 4. Pulse-skip mode is always used during soft-start.

If pulse-skip mode is enabled for a channel, the inductor current is not allowed to reverse. The reverse current comparator turns off the bottom switch just before the inductor current reaches zero, preventing it from reversing and going negative. Both power MOSFETs will remain off with the output capacitor supplying the load current until the  $I_{TH}$  voltage rises above the zero current threshold to initiate the next cycle.

In forced continuous mode (FCM), the inductor current is allowed to reverse at light loads or under transient conditions. The inductor valley current is determined by the voltage on the  $I_{TH}$  pin. In this mode, the efficiency at light loads is lower than in pulse-skip mode. However, continuous conduction mode exhibits lower output ripple, more consistent switching frequency, and faster transient response.

#### EEPROM

The LT7182S contains internal EEPROM to store non-volatile user configuration settings and fault log information.

The integrity of the onboard EEPROM is protected with error correction coding (ECC) and checked with a CRC calculation after a power-on reset or execution of a RESTORE\_USER\_ALL command. If an invalid CRC is detected, the ALERT, SHARE\_CLK, PGOOD and RUN pins are pulled low, and both output channels remain disabled until the issue is resolved.

See the LT7182S PMBus/I<sup>2</sup>C Reference Manual or contact the factory for details on efficient in-system EEPROM programming, including bulk EEPROM programming.

#### **POWER-UP AND INITIALIZATION**

The LT7182S is capable of standalone supply sequencing and controlled turn-on and turn-off operation. It operates from either a single input supply or two separate input supplies ( $PV_{IN0}$  and  $PV_{IN1}$ ). To reduce LT7182S power dissipation, EXTV<sub>CC</sub> can be driven with an external 3V to 5.5V supply or connected to an output of the LT7182S that is providing 3V to 5.5V. If EXTV<sub>CC</sub> is connected to 3V to 5.5V, the supported  $PV_{IN0}$  input operating range is 1.5V to 20V; without EXTV<sub>CC</sub>, the  $PV_{IN0}$  operating range is 2.9V to 20V. The  $PV_{IN1}$  operating range is 1.5V to 20V.  $PV_{IN1}$  and either EXTV<sub>CC</sub> or  $PV_{IN0}$  must be powered in order for channel 1 to operate. EXTV<sub>CC</sub>,  $PV_{IN0}$ , and  $PV_{IN1}$ may be applied in any order without concern for power supply sequencing of the LT7182S.

The LT7182S is initiliazed upon application of power to  $PV_{IN0}$  or EXTV<sub>CC</sub>, or when an MFR\_RESET or RESTORE\_USER\_ALL command is sent. In the initialization step, the LT7182S reads the EEPROM configuration and/or resistor configuration pins to set the initial state of the PMBus commands.

During initialization, the PGOOD pins are held low, SHARE\_CLK is held low, the RUN pins are pulled down with 1.5mA (typical), and the FAULT pins are in high impedance state.

If the CFG resistor configuration pins are enabled, the LT7182S initializes certain commands based on the configuration resistor values, which supersede the EEPROM settings. Resistor configuration pins are enabled by factory default. Clear bit 6 of MFR\_CONFIG\_ALL\_LT7182S in EEPROM to disable CFG pins. See Using Resistor Configuration Pins in the Applications Information section for more details. For commands that are not initialized based on the configuration resistors, initial values are determined by EEPROM or factory defaults.

LT7182S initialization typically requires 13ms. If CFG pins are disabled (MFR\_CONFIG\_ALL\_LT7182S bit 6 set to 1 in EEPROM), the initialization time is reduced to 10ms (typical).

After initialization is complete, comparators monitor  $PV_{IN0}$  and  $PV_{IN1}$ . The  $PV_{IN}$  voltage must exceed the channel's programmable  $V_{IN_ON}$  threshold for the channel to operate. By default, SHARE\_CLK will be held low until  $PV_{IN0}$  exceeds  $V_{IN_ON}$  for PAGE 0, or if  $PV_{IN0}$  falls below  $V_{IN_OFF}$ . By default,  $PV_{IN1}$  does not affect SHARE\_CLK. The default behavior for both channels is to turn off and remain off if SHARE\_CLK is low. See the MFR\_CHAN\_CONFIG\_LT7182S command in the LT7182S PMBus/I<sup>2</sup>C Reference Manual for information on how to configure this behavior.

The RUN pin pull-down current (1.5mA typical) is released by the LT7182S after the device completes POR initialization and the first time the channel's  $PV_{IN}$  potential exceeds the  $V_{IN}$  on threshold.

#### SOFT-START

When all conditions required for startup have been met, and a channel is enabled, the LT7182S waits for the commanded turn-on delay and ramps the target output voltage up to the commanded voltage set-point. The soft-start rise time is set by the TON\_RISE command, default 1ms. The turn-on delay is set by TON\_DELAY, which is 0ms by factory default. The LT7182S PWM always uses pulse-skip mode during soft-start, which allows the regulator to start up into a pre-biased load. If forced continuous conduction mode is selected (MFR\_PWM\_MODE\_LT7182S bit 0 cleared to 0), the channel will transition to continuous conduction mode after the commanded voltage set-point is reached.

#### SHUTDOWN

The LT7182S can be programmed to turn off immediately or to sequence off.

When sequencing off, the LT7182S waits for the turn-off delay then performs a soft-stop ramp in which the regulation target voltage is ramped down to zero. The turn-off delay is set by the TOFF\_DELAY command, default zero. The target voltage ramp-down time is set by TOFF\_FALL, default 2ms. By default, the channel will ramp down in forced continuous conduction mode. The ramp-off behavior can be configured using MFR\_PWM\_MODE\_LT7182S.

Sequencing off occurs if OPERATION is set to 0x40, or if the RUN pin is de-asserted and ON\_OFF\_CONFIG bit 0 is set to 0 and bit 2 is set to 1.

When immediate turn-off occurs, the regulator ramps the inductor current to zero as quickly as possible and then stops switching. In this case, the output voltage will decay based only on the load current and the optional internal  $250\Omega$  pull-down. The internal  $250\Omega$  pull-down can be disabled by clearing bit 6 of MFR\_CHAN\_CONFIG\_ LT7182S. Immediate shutdown occurs in any the following situations:

- $PV_{IN}$  falls below the  $V_{IN_{OFF}}$  threshold
- If the OPERATION command is cleared to 0x00, if ON\_OFF\_CONFIG bit 3 is set to 1
- A fault condition occurs which causes the output to turn off
- The RUN pin is de-asserted and ON\_OFF\_CONFIG has been configured such that RUN pin de-assertion causes immediate shutdown (ON\_OFF\_CONFIG bits 0 and 2 both set to 1)
- The FAULT pin for the channel is pulled low externally, unless MFR\_FAULT\_RESPONSE has been cleared to 0x00.
- Loss of SHARE\_CLK, unless bit 2 of MFR\_CHAN\_ CONFIG\_LT7182S has been cleared

#### WARNING AND FAULT HANDLING

The LT7182S continuously monitors the system for fault and warning conditions.

Fault responses are configurable using the corresponding FAULT\_RESPONSE commands, such as VOUT\_UV\_ FAULT\_RESPONSE, VOUT\_OV\_FAULT\_RESPONSE, etc. Possible fault responses are as follows:

- Continue Operation (Ignore)
- Shut down immediately and retry if fault condition is no longer present

· Shut down immediately and latch off

The remainder of this section describes the factory default warning and fault behavior. See Table 1.

See the LT7182S PMBus/I<sup>2</sup>C Reference Manual for details on configuring fault and warning behavior.

All faults and warnings are indicated in PMBus STATUS commands.

When a warning occurs related to output voltage, <u>output</u> current, or temperature, the LT7182S pulls the <u>ALERT</u> pin low, the corresponding bit is set in the appropriate STATUS command(s), and the channel continues to operate.

If the output voltage falls below VOUT\_UV\_FAULT\_LIMIT, the LT7182S responds as follows:

- The channel's PGOOD pin is pulled low
- The ALERT pin is pulled low
- The VOUT\_UV fault bit is set in the STATUS\_VOUT, STATUS\_BYTE, and STATUS\_WORD commands.
- The channel continues to operate while limiting the maximum valley current

If a fault occurs due to output overvoltage, or input overvoltage, the LT7182S responds as follows:

- The faulted channel(s) are shut down immediately.
- The channel's FAULT pin and PGOOD pin are pulled low
- The ALERT pin is pulled low
- The corresponding indicator bit(s) are set in the appropriate STATUS command(s)
- After 10ms (time defined by MFR\_RETRY\_DELAY), the channel attempts to restart when the fault condition is no longer present

If a fault occurs due to overtemperature, the LT7182S responds as follows:

- Both channels are shut down immediately.
- Both channels' FAULT pins and PGOOD pins are pulled low
- The ALERT pin is pulled low

- The overtemperature (OT) bit is set in the appropriate STATUS command(s)
- When the ADC measures that the temperature is below the overtemperature threshold, the channel attempts to restart

The LT7182S periodically compares the primary internal voltage reference against a secondary internal voltage reference using the ADC. If a failure is detected, the LT7182S responds as follows:

- Both channels are shut down immediately.
- The FAULT pins, PGOOD pins, and ALERT pins are pulled low
- The internal reference fault bit is set in the STATUS commands
- Both channels remain off unless the reference recovers (for example due to temperature drift), a RESTORE\_ USER\_ALL or MFR\_RESET command is received, or input power is removed from both PV<sub>IN0</sub> and EXTV<sub>CC</sub>

#### FAULT Pins

A fault will cause the FAULT pin to pull low if the corresponding FAULT\_RESPONSE command is programmed to shut down the regulator output and the MFR\_FAULT\_ PROPAGATE\_LT7182S command is configured to propagate the fault to the open-drain FAULT pins.

Once the LT7182S pulls down a FAULT pin, the device will continue to hold the pin low until one of the following occurs:

- The channel retries, for faults that are configured to retry
- The faulted channel is disabled then re-enabled
- A RESTORE\_USER\_ALL or MFR\_RESET command is received
- Input power is removed from both PV<sub>IN0</sub> and EXTV<sub>CC</sub>

The FAULT pin can also be used as an input to provide a method for the LT7182S to respond to external faults. The channel turns off immediately if the channel's FAULT pin is pulled low externally. This enables coordination of faults among multiple power system management products.

#### PGOOD Pins

The open-drain PGOOD pins are each pulled low if the corresponding channel is off for any reason, during soft-start and soft-stop, or if the output voltage is below VOUT\_UV\_FAULT\_LIMIT.

#### ALERT Pin

The SMBALERT\_MASK command configures which warning and fault indicators cause the LT7182S to pull down the open-drain ALERT pin.

Once the LT7182S pulls down the ALERT pin, the device will continue to hold the pin low until one of the following occurs:

- The faulted channel is disabled then re-enabled
- A CLEAR\_FAULTS, RESTORE\_USER\_ALL or MFR\_ RESET command is received
- All unmasked status bits are cleared by writing a 1 to each bit

- The LT7182S successfully transmits its address during a PMBus ARA
- Input power is removed from both PV<sub>IN0</sub> and EXTV<sub>CC</sub>

#### **Fault Event Logging**

If a fault condition occurs that is configured to turn off the regulator output, an event is written in the fault log in EEPROM. Any preceeding warning or fault that is not configured to turn off the output is written as a subevent when an event is written. A timestamp is written with each event and subevent. The fault log stores up to three fault-off events. The fault log may be read by the MFR\_FAULT\_LOG command. The fault log is cleared from EEPROM by writing the MFR\_FAULT\_LOG\_CLEAR command. The fault log function is enabled by default and may be disabled by clearing bit 7 of MFR\_CONFIG\_ALL.

See the MFR\_FAULT\_LOG command in the LT7182S PMBus/I<sup>2</sup>C Reference Manual for more details.

			DEFAULT REGULATOR	DEFAULT PIN RESPONSE			
WARNING OR FAULT TYPE	DETECTION METHOD	DEFAULT THRESHOLD	RESPONSE	PGOOD	FAULT	ALERT	
V <sub>OUT</sub> UV Warning	Comparator	VOUT_COMMAND -6.5%	Continue Operation			Pull Low	
V <sub>OUT</sub> OV Warning	Comparator	VOUT_COMMAND +7.5%	Continue Operation			Pull Low	
V <sub>OUT</sub> UV Fault	Comparator	VOUT_COMMAND -7%	Continue Operation	Pull Low		Pull Low	
V <sub>OUT</sub> OV Fault	Comparator	VOUT_COMMAND +10%	Shutdown and Retry	Pull Low	Pull Low	Pull Low	
V <sub>IN</sub> OV Fault	Comparator	23.3V	Shutdown and Retry	Pull Low	Pull Low	Pull Low	
V <sub>IN</sub> UV Warning	ADC	-1.0V (Disabled)	Continue Operation			Pull Low	
Overtemperature (OT) Warning	ADC	140°C	Continue Operation			Pull Low	
OT Fault	ADC	160°C	Shutdown and Retry	Pull Low	Pull Low	Pull Low	
I <sub>OUT</sub> Overcurrent (I <sub>OUT_OC</sub> ) Warning	ADC	I <sub>AVG</sub> > 8A	Continue Operation			Pull Low	
I <sub>OUT</sub> OC Fault	Valley Comparator	I <sub>VALLEY</sub> > 6.5A (Note 2)	Continue Operation				
Turn-On Time (t <sub>ON_MAX</sub> ) Fault	Comparator and Timer	5ms without Exceeding VOUT_UV_FAULT_LIMIT	Continue Operation	Pull Low		Pull Low	
Turn-Off Time (t <sub>OFF_MAX</sub> ) Warning	ADC and Timer	0 (Disabled)	N/A				
Pin Configuration Error (Note 3)	I/O	N/A	Lock Off Until Next Reset	Pull Low	Pull Low	Pull Low	
EEPROM Error	CRC, ECC	N/A	Lock Off Until Next Reset	Pull Low		Pull Low	
Internal Reference Fault	ADC and 2nd Reference	±5%	Shutdown and Retry	Pull Low	Pull Low	Pull Low	
PMBus/I <sup>2</sup> C Communication Error (CML)	Logic	N/A	N/A			Pull Low	

#### Table 1. Factory-Default Warning and Fault Behavior (Note 1)

Note 1. See the LT7182S PMBus/I<sup>2</sup>C Reference Manual for detailed information including configuring thresholds and responses.

Note 2. The IOUT\_OC\_FAULT valley current threshold is controlled by MFR\_PWM\_MODE\_LT7182S bits [10:9].

Note 3. When a pin configuration error is detected during initialization, the device pulls low the following pins: FAULTO, FAULT1, RUNO, RUN1, SHARE\_CLK, PGOOD0, PGOOD1, and ALERT.

#### **USING RESISTOR CONFIGURATION PINS**

The LT7182S has four resistor configuration pins each utilizing a single  $\pm$ 1% resistor to select key operating parameters. The resistor configuration pins are ASEL, V<sub>OUT0\_CFG</sub>, V<sub>OUT1\_CFG</sub>/POLYPHASE\_CFG</sub>, and SYNC/PWM\_CFG. The resistor configuration pins are measured upon power-up and execution of a RESTORE\_USER\_ALL or MFR\_RESET command. The function of each resistor configuration pin is described in the sections below.

If bit 6 of the MFR\_CONFIG\_ALL\_LT7182S command is set to 1 in EEPROM, the configuration resistors are ignored on CFG pins  $V_{OUT0\_CFG}$ ,  $V_{OUT1\_CFG}$ /POLYPHASE\_CFG, and SYNC/PWM\_CFG, while the ASEL resistor is always respected.

See the MFR\_ADDRESS command in the LT7182S PMBus/I<sup>2</sup>C Reference Manual for information about

setting the serial interface device address including ASEL configuration resistor selection.

#### SETTING OUTPUT VOLTAGE

The VOUT\_COMMAND PMBus command specifies the output voltage when the channel is enabled.

VOUT\_COMMAND can be initialized using resistors on the  $V_{OUT0\_CFG}$  and  $V_{OUT1\_CFG}$ /POLYPHASE\_CFG pins, based on the values in Table 2. A resistor between  $V_{OUT0\_CFG}$  and SGND configures channel 0. If channel 1 is configured as an independent output from channel 0, then a resistor between the  $V_{OUT1\_CFG}$ /POLYPHASE\_CFG pin and SGND configures channel 1. If PolyPhase configuration is selected (by connecting a 5.6k ±10% resistor between SYNC/PWM\_CFG and ground) then  $V_{OUT0\_CFG}$  configures both channels 0 and 1.

RESISTOR VALUE (±1%)	OUTPUT VOLTAGE SET POINT (V) (Note 2)	V <sub>OUT</sub> RANGE MODE (Note 3)	REGULATOR ENABLE (Note 4)		
Floating or V <sub>DD18</sub>	Initialized from NVM (Default 0.5V)	Initialized from NVM (Default full V <sub>OUT</sub> range).	Initialized from NVM (By default, regulato is enabled if RUN pin is asserted high.)		
124kΩ	5				
107kΩ	3.3				
93.1kΩ	2.5	Full V <sub>OUT</sub> range. Supports			
80.6kΩ	1.8	$0.4V \le V_{OUT} \le 5.5V.$			
69.8kΩ	1.5				
60.4kΩ	1.35		Regulator is enabled if RUN is		
51.1kΩ	1.2		asserted high.		
43.2kΩ	1.1		(OPERATION = 0x80. ON_OFF_CONFIG		
36.5kΩ	1	Ligh performance	initialized from NVM, default requires OPERATION = 0x80 and RUN pin		
30.9kΩ	0.9	High-performance Low-V <sub>OUT</sub> range.	asserted.)		
25.5kΩ	0.85	Offers enhanced accuracy and			
21kΩ	0.8	transient response for			
16.5kΩ	0.75	V <sub>OUT</sub> ≤ 1.375V.			
11.8kΩ	0.7				
6.65kΩ	0.6				
0 (SGND)	Initialized from NVM (Default 0.5V)	Initialized from NVM (default full V <sub>OUT</sub> range)	Regulator disabled and RUN pin ignored		

Table 2. V<sub>OUTn CFG</sub> Pin Configuration Resistor Selection (Note 1)

Note 1. If the SYNC/PWM\_CFG pin is connected to a  $5.6k\Omega \pm 10\%$  resistor to select Polyphase operation as per Table 3, then the

 $V_{OUT1\_CFG}$ /POLYPHASE\_CFG configuration resistor controls PWM settings including frequency and phase per Table 4.

Note 2. Output voltage set point is controlled by VOUT\_COMMAND.

Note 3. V<sub>OUT</sub> Range Mode selection is controlled by MFR\_PWM\_MODE\_LT7182S bit 1. A value of 1 selects High-Performance Low-V<sub>OUT</sub> mode. Note 4. The PMBus ON\_OFF\_CONFIG command selects whether the RUN pin and/or PMBus OPERATION command enable the regulator.

If the  $V_{OUTn\_CFG}$  pin is open or tied to  $V_{DD18}$ , the VOUT\_ COMMAND command is loaded from EEPROM to determine the output voltage. The default EEPROM setting is to initialize with the regulator disabled unless the voltage configuration resistors are installed.

The following commands are initialized based on a percentage of VOUT\_COMMAND if the resistor configuration pins are used to initialize the output voltage:

- VOUT\_OV\_FAULT\_LIMIT +10%
- VOUT OV WARN LIMIT +7.5%
- VOUT MAX +7.5%
- VOUT MARGIN HIGH +5%
- VOUT MARGIN LOW -5%
- VOUT\_UV\_WARN\_LIMIT -6.5%
- VOUT\_UV\_FAULT\_LIMIT -7%

#### SWITCHING FREQUENCY AND PHASE

The PWM switching frequency can be established using the internal oscillator or applying an external clock on the SYNC/PWM\_CFG pin. An internal phase-locked loop (PLL) synchronizes PWM control to this timing reference, whether the clock is provided internally or externally. The internal oscillator frequency is set by the FREQUENCY\_ SWITCH command. The MFR\_PWM\_PHASE\_LT7182S command configures the phase of each channel.

The SYNC/PWM\_CFG pin is a flexible multi-purpose input/ output pin, which can be used as a configuration resistor input as well as a clock input or output.

A configuration resistor connected between SYNC/PWM\_ CFG and ground (PGND or SGND) may be used to initialize PWM configuration (including frequency, phase, and operating mode) according to Table 3. See Figure 1 for an example of PWM configuration resistor connection for single- and dual-phase applications where no external synchronization input or output clock is required. See Table 2 for PWM\_CFG resistor selection options.

The LT7182S will automatically synchronize PWM switching to an external clock input on SYNC/PWM\_CFG, unless the LT7182S has been configured as an output driver or




Figure 1. PWM Resistor Configuration with No External Clock

has been programmed to ignore the input clock. When an external synchronization clock is used on the SYNC/ PWM\_CFG pin, the LT7182S automatically uses forced continuous mode on both channels. The LT7182S will continue PWM operation using its own internal oscillator if the external clock signal is lost. If an external synchronization clock is to be used, it is recommended to program the FREQUENCY\_SWITCH command or to use a configuration resistor to set the internal oscillator frequency to a similar value to the external clock frequency. This ensures that the PWM switching frequency remains reasonable if the external clock is lost. The LT7182S can be programmed to ignore an external clock by writing a 1 to bit 1 of MFR\_SYNC\_CONFIG\_LT7182S.

The LT7182S can be configured to provide a synchronizing clock output on the SYNC/PWM\_CFG pin to other devices by setting bit 0 of MFR\_SYNC\_CONFIG\_LT7182S to 1.

If the SYNC/PWM\_CFG output clock is enabled, the LT7182S will drive the SYNC/PWM\_CFG pin as a square wave from 0 to 1.88V (typical) at the frequency programmed in FREQUENCY\_SWITCH. The phase of SYNC will lead the phase of the PWM output by the value set in the MFR\_PWM\_PHASE\_LT7182S command. Only one device connected to SYNC/PWM\_CFG may be configured as an output.

When a clock is active on SYNC/PWM\_CFG, the MFR\_ PWM\_PHASE\_LT7182S command specifies the phase relationship between the rising edge of SYNC/PWM\_CFG and the rising edge of SW for the channel.

If both the SYNC/PWM\_CFG configuration resistor and synchronization clock input functions are utilized, the clock signal must be AC-coupled using a 1.5nF capacitor between the clock source and the LT7182S, as shown in Figure 2. In this case, the clock signal must be inactive during LT7182S initialization to ensure it does not interfere with the resistor configuration function. If the AC-coupled clock source output impedance is less than  $50\Omega$ , a  $50\Omega$ 

Table 3. SYNC/PWM\_CFG Pin Configuration Resistor Selection

RESISTOR	PWM		PHASE ote 3)		PolyPhase FOLLOWER/	INTERNAL COMPENSATION (Note 6)			SYNC/PWM_CFG CLOCK Output or
VALUE (±1%)	FREQUENCY (Notes 1, 2)	Ch O	Ch 1	PWM MODE (Note 4)	LEADER (Note 5)	INTERNAL C <sub>ith</sub>	INTERNAL R <sub>ith</sub>	INTERNAL 9mea	INPUT (Note 8)
162kΩ	Initialized from NVM (Default 1MHz)	Initialized from NVM (Default 0°)	Initialized from NVM (Default 180°)	Initialized from NVM (Default FCM)	Initialized from NVM (Default 0, Leader)	Initialized from NVM (Default 80pF)	Initialized from NVM (Default 20kΩ)	Initialized from NVM (Note 7)	Initialized from NVM (Default 0, Input)
124kΩ	500kHz					80pF	20kΩ		
80.6kΩ	1MHz	0°	1000			80pF	40kΩ		
51.1kΩ	2MHz		180°			80pF	40kΩ		
30.9kΩ	4MHz			FCM		60pF	40kΩ		
107 kΩ	500kHz				0	80pF	20kΩ		
69.8kΩ	1MHz	90°	270°		(Leader)	80pF	40kΩ		
43.2kΩ	2MHz					80pF	40kΩ	150µS	0 (Input)
93.1kΩ	500kHz					80pF	20kΩ	ισομο	0 (input)
60.4kΩ	1MHz	0°	180°	Pulse-skip		80pF	40kΩ		
36.5kΩ	2MHz					80pF	40kΩ		
Clock Active Throughout POR and Reset	Measured at POR/Reset	0°	180°	FCM	NVM (Default 0, Leader)	(No	(Note 9)		
5.6k $\Omega$	PolyPhase Conf	iguration Sele	ct: PWM Config	uration is contro	lled by the Vol	T1 CFG/POLYPH	ASE_CFG pin, as	indicated in	Table 4. In this

5.6k $\Omega$  | PolyPhase Configuration Select: PWM Configuration is controlled by the V<sub>OUT1\_CFG</sub>/POLYPHASE\_CFG pin, as indicated in Table 4. In this ±10% | configuration, V<sub>OUT</sub> for both channels is initialized to the value specified by the V<sub>OUT0\_CFG</sub> resistor.

Note 1. PWM Switching frequency set point is controlled by FREQUENCY\_SWITCH, if no SYNC/PWM\_CFG input clock is present.

Note 2. If an external synchonrization clock is used as well as a configuration resistor, the clock source must be AC-coupled with a 1.5nF series capacitor, and the clock source must be inactive during initialization of the LT7182S. The configuration resistor value should be chosen to set the internal PWM switching frequency to a similar value to the input clock.

Note 3. Steady-State PWM Switching Phase is controlled by MFR\_PWM\_PHASE\_LT7182S.

Note 4. PWM Mode is controlled by MFR\_PWM\_MODE\_LT7182S bit 0. A value of 1 enables pulse-skip mode.

Note 5. Poly-phase follower/leader mode is controlled by MFR\_CHAN\_CONFIG\_LT7182S bit 8. A value of 1 selects follower mode.


Note 6. Internal compensation is selected by tying  $I_{TH}$  to INTV<sub>CC</sub>. For PWM\_CFG resistor values  $\leq 124k\Omega$ , if external compensation is used,  $g_{mEA}$  is set to the maximum value (1.2mS for High-Performance Low-V<sub>OUT</sub> mode; 300µS for Standard mode). For internal compensation,  $C_{ITH}$  is controlled by MFR\_PWM\_MODE\_LT7182S bits [8:6], and  $R_{ITH}$  is controlled by MFR\_PWM\_MODE\_LT7182S bits [5:3].  $g_{mEA}$  is controlled by MFR\_PWM\_MODE\_LT7182S bits [13:11].

Note 7. The NVM default for MFR\_PWM\_MODE\_LT7182S bits [11:9] is 0b011, which corresponds to  $g_{mEA} = 600\mu$ S for High-Performance Low-V<sub>OUT</sub> mode and  $g_{mEA} = 150\mu$ S for Standard mode, regardless of internal or external compensation.

Note 8. The SYNC/PWM\_CFG pin is a clock output when MFR\_SYNC\_CONFIG\_LT7182S bit 0 is set to 1.

Note 9. When an external clock is detected during POR/reset of the LT7182S, internal compensation parameters C<sub>ITH</sub> and R<sub>ITH</sub> are chosen based on the measured external clock frequency:

- 400kHz to 625kHz:  $R_{ITH}$  = 20k $\Omega$ ,  $C_{ITH}$  = 80pF
- 625kHz to 1.25MHz:  $R_{ITH} = 40k\Omega$ ,  $C_{ITH} = 80pF$
- 1.25MHz to 2.5MHz:  $R_{ITH}$  = 40k $\Omega$ ,  $C_{ITH}$  = 80pF
- 2.5MHz to 4MHz:  $R_{ITH}$  = 40k $\Omega$ ,  $C_{ITH}$  = 60pF



NOTE: EXTERNAL CLOCKMUST BE INACTIVE DURING LT7182S INITIALIZATION

Figure 2. PWM Resistor Configuration and an External Synchronization Clock

resistor must be added in series with the clock source. See Table 2 for PWM\_CFG resistor selections.

For an input clock frequency of 400kHz to 625kHz, it is recommended to use a configuration resistor that selects a PWM frequency of 500kHz. For an input clock frequency of 625kHz to 1.25MHz, it is recommended to use a configuration resistor that selects a PWM frequency of 1MHz. For an input clock frequency of 1.25MHz to 2.5MHz, it is recommended to use a configuration resistor that selects a PWM frequency of 2MHz. For an input clock frequency of 2.5MHz to 4MHz, it is recommended to use a configuration resistor that selects a PWM frequency of 4MHz.

If the SYNC/PWM\_CFG pin is used only as a clock input or output and MFR\_CONFIG\_ALL\_LT7182S bit 6 has been written to 1 in EEPROM to disable CFG pins, then no configuration resistor or AC-coupling capacitor is required.

If an external clock is applied to the SYNC/PWM CFG pin throughout initialization, and the CFG pin function has not been disabled, the LT7182S measures the clock frequency and initializes FREQUENCY\_SWITCH to the measured frequency rounded to the nearest 100kHz. In this case, channel 0 MFR\_PWM\_PHASE is initialized to 0 degrees and channel 1 to 180 degrees and forced continuous mode is selected. Note that, unless CFG pin functionality has been disabled, an external clock applied to SYNC/ PWM CFG must be either active or inactive throughout the entire LT7182S initialization process. If the clock activity changes during initialization, for example if the clock starts after initialization begins but before it completes, the frequency measurement may be inaccurate which could lead to the LT7182S incorrectly initializing FREQUENCY\_SWITCH or declaring a pin configuration fault. See MFR\_PIN\_CONFIG\_STATUS in the LT7182S PMBus/I<sup>2</sup>C Reference Manual for more information regarding pin configuration faults.

#### **PolyPhase Load Sharing**

Multiple LT7182S channels can be connected in parallel to provide a balanced PolyPhase load-share solution. The analog current mode control architecture of the LT7182S ensures that load-sharing remains balanced among the PolyPhase channels.

The corresponding  $I_{TH}$ , FAULT,  $PV_{IN}$ ,  $V_{SENSEP}$  and  $V_{SENSEN}$  pins must be connected among all PolyPhase channels, and the SYNC/PWM\_CFG and SHARE\_CLK pins must be connected among all PolyPhase devices. The phases should be separated by 360/n degrees, where n is the number of phases in the PolyPhase array. In PolyPhase, exactly one device, either an LT7182S or an external clock source, must be configured to drive a clock on SYNC/PWM\_CFG.

In a PolyPhase array, exactly one LT7182S channel must be configured as a leader (MFR\_CHAN\_CONFIG\_LT7182S bit 8 value of 0), and all other PolyPhase channels must be configured as followers (value set to 1).

PolyPhase mode can be selected by connecting a 5.6k ±10% resistor from SYNC/PWM\_CFG to ground if MFR\_ CONFIG ALL LT7182S bit 6 is not set to ignore CFG pins. Resistor configuration options are available to support 2, 3, 4, or 6 phase PolyPhase solutions. When a 5.6k resistor is connected on SYNC/PWM CFG, VOUT COMMAND for channel 1 is set to the same value as channel 0 based on the V<sub>OUT0 CFG</sub> resistor, and the V<sub>OUT1 CFG</sub>/POLYPHASE\_ CFG resistor selects the PolyPhase configuration as shown in Table 4. For 2, 4, or 6 phase operation, the SYNC/ PWM CFG pins of up to three LT7182S devices may be connected together to a single 5.6k resistor, as shown in Figure 3. For two LT7182S devices configured for 3 phase + 1 phase operation, separate SYNC/PWM CFG configuration resistors are required along with a 1.5nF AC-coupling capacitor between the devices, as shown in Typical Applications. For PolyPhase arrays with 8 or more phases, PMBus programming is required for at least some of the devices, in order to set PolyPhase follower mode (MFR CHAN CONFIG LT7182S bit 8) and select the appropriate phase (MFR PWM PHASE LT7182S).




Figure 3. Example Four-Phase PolyPhase 1.2V, 1Mhz, 24A Regulator Using Resistor Configuration Pins with No External Clock

#### **Operating Frequency Trade-Offs**

Selection of the operating frequency is a trade-off between efficiency, component size, and input voltage range. The advantage of high frequency operation is that smaller inductor and capacitor values may be used, while the primary disadvantage is lower efficiency.

# Minimum On-Time and Minimum Off-Time Considerations

The minimum on-time,  $t_{ON(MIN)}$ , is the smallest duration of time in which the top power MOSFET can be in its on state. This time is a function of output load, and is typically about 20ns at 1A load. In continuous conduction, the worst-case minimum on-time limit imposes a maximum switching frequency of:

$$f_{SW(MAX)} = \frac{V_{OUT}}{V_{IN} \bullet 40ns}$$
(1)

Where 40ns corresponds to the worst-case upper limit of  $t_{ON(MIN)}$  at no load and maximum junction temperature of 150°C, and  $f_{SW(MAX)}$  is the maximum supported

switching frequency. If the frequency is set higher than  $t_{ON(MIN)}$  allows, the LT7182S valley current control architecture will keep the output voltage in regulation, and the switching frequency will decrease from its programmed value. This is an acceptable result in many applications, so this constraint may not be of critical importance. High switching frequencies may be used in the design without causing output overvoltage. However, if frequency synchronization is required (such as in PolyPhase), f<sub>SW</sub> should be set no higher than the maximum value achievable at the maximum  $t_{ON(MIN)}$  of 40ns and the maximum  $V_{IN}$  and minimum  $V_{OUT}$  for the application.

The minimum off-time,  $t_{OFF(MIN)}$ , is the smallest amount of time that the LT7182S is capable of turning on the bottom power MOSFET, tripping the current comparator and turning the bottom power MOSFET back off. This time is typically about 60ns . The minimum off-time imposes a maximum duty cycle of  $t_{ON}/(t_{ON} + t_{OFF(MIN)})$ . If the ratio  $V_{OUT}/V_{IN}$  exceeds the maximum duty cycle, for example due to input voltage dropping, then the output voltage will drop out of regulation.

RESISTOR VALUE	PWM Frequency		PHASE te 3)	PWM MODE		FOLLOWER te 5)	SYNC/PWM_CFG CLOCH Output or input			
(±1%)	(Note 2)	Ch O	Ch 1	(Note 4)	Ch O	Ch 1	(Note 6)			
Floating or V <sub>DD18</sub>	Initialized from NVM (Default 1MHz)	Initialized from NVM (Default 0°)	Initialized from NVM (Default 180°)			from NVM ), Leader)	Initialized from NVM (Default 0, Input)			
124kΩ	500kHz									
80.6kΩ	1MHz						1			
36.5kΩ	2MHz							(Output)		
16.5kΩ	4MHz	0°	180°		0	1				
107kΩ	500kHz				(Leader)	(Leader)	(Follower)			
69.8kΩ	1MHz				0					
30.9kΩ	2MHz			(Forced						
11.8kΩ	4MHz			Continuous Mode)			0			
93.1kΩ	500kHz			modoj			(Input)			
60.4kΩ	1MHz	90°	270°							
$25.5 k\Omega$	2MHz	30	210							
$6.65 k\Omega$	4MHz				1	1				
51.1kΩ	1MHz	120°	240°		(Follower)	(Follower)	1			
21.0kΩ	2MHz	120	240				(Output)			
43.2kΩ	1MHz	60°	300°				0			
$0\Omega$ (Grounded)	2MHz	00	500				(Input)			

Table 4. PolyPhase Operation Volute CFG/POLYPHASE CFG Pin Configuration Resistor Selection (Note 1)

Note 1. Table 4 applies only if SYNC/PWM\_CFG is connected to a 5.6kΩ configuration resistor. Otherwise, V<sub>OUT1\_CFG</sub>/POLYPHASE\_CFG controls the output voltage for channel 1 according to Table 2.

Note 2. PWM Switching frequency is controlled by FREQUENCY\_SWITCH, if no SYNC/PWM\_CFG input clock is present.

Note 3. Steady-State PWM Switching Phase is controlled by MFR\_PWM\_PHASE\_LT7182S.

Note 4. PWM Mode is controlled by MFR\_PWM\_MODE\_LT7182S bit 0. A value of 1 enables pulse-skip mode.

Note 5. PolyPhase follower mode is controlled by MFR\_CHAN\_CONFIG\_LT7182S bit 8. A value of 1 selects follower mode.

Note 6. The SYNC/PWM\_CFG pin is a clock output when MFR\_SYNC\_CONFIG\_LT7182S bit 0 is set to 1

To avoid the output voltage dropping out of regulation due to the  $t_{OFF(MIN)}$  limitation, the switching frequency should be set no higher than:

$$f_{SW} \leq \frac{1 - \frac{V_{OUT(MAX)}}{V_{IN(MIN)}}}{100 \text{ ns}}$$
(2)

based on the minimum input voltage and maximum output voltage for the application. Note that 100ns corresponds to the maximum  $t_{OFF(MIN)}$  for the LT7182S.

#### **PROGRAMMABLE CURRENT LIMIT**

The LT7182S current limit operates by limiting the output current based on the valley of the inductor current ripple waveform, as shown in Figure 4 and Figure 5.

As shown in Figure 4, when positive valley current limit is engaged (providing output current to the load), the inductor valley current is  $I_{LIM-POS}$ , the average output current is  $I_{LIM-POS} + \Delta I_L/2$ , and the peak inductor current is  $I_{LIM-POS} + \Delta I_L$ , where  $\Delta I_L$  is the inductor ripple current. If  $I_{LIM-POS}$  is reached, the IOUT\_OC fault STATUS bit will be set. See the STATUS commands in the LT7182S PMBus/ $I^2C$  Reference Manual.




Figure 4. Positive Valley Current Limit

As shown in Figure 5, when negative valley current limit occurs (sinking output current due to the output being pulled up externally), the inductor valley current is I<sub>LIM-NEG</sub>, the average output current is I<sub>LIM-NEG</sub> +  $\Delta$ I<sub>L</sub>/2, and the peak inductor current is I<sub>LIM-NEG</sub> +  $\Delta$ I<sub>L</sub>.




Figure 5. Negative Valley Current Limit

The LT7182S offers four settings for the valley current limit. The current limit selection is controlled by MFR\_PWM\_MODE\_LT7182S bits [10:9] as shown in Table 5. The factory default current limit setting is 6.5A (typical) positive valley current limit, and –4.5A (typical) negative valley current limit. Note that the modulator current sense gain ( $dI_{OUT}/dV_{ITH}$ ) is also changed as the current limit selection is changed, which must be considered in control loop compensation.

Table 5. Valley Current Limit Selection	MFR	_PWM_	_MODE_
LT7182S bits [10:9]			

VALUE	POSITIVE VALLEY CURRENT LIMIT I <sub>LIM_POS</sub> (Typ)	NEGATIVE VALLEY CURRENT LIMIT I <sub>LIM_NEG</sub> (Typ)	CURRENT SENSE TRANSCONDUCTANCE dI <sub>out</sub> /dV <sub>ith</sub> (Typ)
3	8.5A	-4.25A	14.2A/V
2 (Default)	6.5A	-4A	11.7A/V
1	4.5A	-3.4A	8.8A/V
0	3A	-2.3A	5.9A/V

#### **INDUCTOR SELECTION**

For a given application input voltage and output voltage, the inductor value and operating frequency determine the ripple current:

$$\Delta I_{L} = \frac{V_{OUT}}{f_{SW} \bullet L} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(3)

Lower ripple current reduces losses in the inductor and ESR losses in the output capacitors and reduces output voltage ripple. Highest efficiency operation is obtained at low frequency with small ripple current. However, achieving this requires a large inductor.

A reasonable starting point is to choose a ripple current that is about 50% of  $I_{OUT(MAX)}$ . To guarantee that ripple current does not exceed a specified maximum, the inductance should be chosen according to:

$$L = \frac{V_{OUT}}{f_{SW} \bullet \Delta I_{L(MAX)}} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(4)

The inductor must be chosen such that the inductor current ripple is less than twice the maximum (least negative) negative valley current limit indicated in the Electrical Characteristics table, or an output overvoltage will occur:

$$\Delta I_{L} \le 2 \bullet I_{\text{LIM}_{\text{NEG}(\text{MAX})}}$$
(5)

An inductor must be chosen with a saturation current (typically labeled  $I_{SAT}$ ) higher than the maximum peak current when operating in current limit:

$$I_{L(PEAK,MAX)} = I_{LIM_POS} + \Delta I_L$$
(6)

To avoid overheating and poor efficiency, an inductor must be chosen with an RMS current rating that is greater than the maximum expected output load of the application. Preferably, the inductor RMS rating supports the average inductor current in current limit:

$$I_{L(AVG,MAX)} = I_{LIM(POS)} + \frac{\Delta I_{L}}{2}$$
(7)

If the inductor current rating does not support  $I_{L(AVG,MAX)}$  described in Equation 7, either select a suitable current limit, or set the VOUT\_UV\_FAULT\_RESPONSE command to disable the channel if the output voltage falls below VOUT\_UV\_FAULT\_LIMIT. The default setting of VOUT\_UV\_FAULT\_RESPONSE is to continue operation at valley current limit while the V<sub>OUT</sub> UV fault condition is present.

For highest efficiency, the inductor series resistance (DCR) should be minimized and its core material should be intended for high frequency applications.

#### **INPUT AND OUTPUT CAPACITORS**

Low ESR ceramic capacitors should be used at both the output and input supplies of the switching regulators. X5R or X7R ceramic capacitors are recommended for best performance over temperature and applied voltage.

See the Typical Applications in this data sheet for suggested capacitor values.

#### PROGRAMMABLE PWM CONTROL LOOP COMPENSATION

The LT7182S supports internal or external PWM control loop compensation as shown in Figure 6 and Figure 7. For single-phase applications, internal compensation is selected by tying the channel's  $I_{TH}$  pin to  $INTV_{CC}$ . PolyPhase operation requires external compensation, and  $I_{TH}$  pins of all PolyPhase channels must be connected to one external compensation network.

Control loop compensation parameters can be programmed using the MFR\_PWM\_MODE\_LT7182S command. In either internal or external compensation, the transconductance of the LT7182S PWM error amplifier can be adjusted using MFR\_PWM\_MODE\_LT7182S bits [13:11] as shown in Table 6. When internal compensation is selected, the internal PWM loop compensation resistor R<sub>ITH</sub> of the LT7182S can be adjusted in non-linear increments from 5k to 120k (typical) using MFR\_PWM\_MODE\_LT7182S bits [5:3] as shown in Table 7. The internal compensation capacitor C<sub>ITH</sub> can be adjusted in 10pF increments from 10pF to 80pF (typical) using MFR\_PWM\_MODE\_LT7182S bits [8:6] as shown in Table 8.




Figure 6. External Compensation, with Programmable  $g_{MEA}$ 

SWLA								
MFR_PWM_MODE_LT7182S BITS [13:11]	FULL V <sub>out</sub> Range mode	HIGH-PERFORMANCE Low-V <sub>out</sub> Mode						
7	300µS	1.2mS						
6	262.5µS	1.05mS						
5	225µS	900mS						
4	187.5µS	750µS						
3	150µS	600µS						
2	112.5µS	450µS						
1	75µS	300µS						
0	37.5µS	150µS						




Figure 7. Programmable Internal Compensation

Table 7. Programmable Interna	I Compensation Lead Resistor R <sub>ITH</sub>
-------------------------------	---

MFR_PWM_MODE_LT7182S BITS [5:3]	INTERNAL R <sub>ITH</sub> VALUE
7	120kΩ
6	100kΩ
5	80kΩ
4	60kΩ
3	40kΩ
2	20kΩ
1	10kΩ
0	5kΩ

Table 8. Programmable Internal	Compensation Capacitor C <sub>ITH</sub>
--------------------------------	---

MFR_PWM_MODE_LT7182S BITS [8:6]	INTERNAL C <sub>ITH</sub> VALUE
7	80pF
6	70pF
5	60pF
4	50pF
3	40pF
2	30pF
1	20pF
0	10pF

#### SOFTWARE-CONFIGURABLE SEQUENCING

Time-based sequencing offers a software-configurable means of defining a system's power-up and power-down sequence. To employ time-based sequencing, program TON\_DELAY to independently delay each channel so that its soft-start ramp begins at the correct point in the sequence. The sequence begins when all channels are commanded on simultaneously using either the OPERATION command or RUN pins. Similarly, turn-off sequencing is coordinated using the TOFF\_DELAY command.

When using time-based sequencing among multiple ADI devices, it is recommended that the SHARE\_CLK pins of the devices be connected together to a pull-up resistor to 1.6V to 5.5V.

#### **EVENT-BASED SEQUENCING**

Event-based sequencing offers a hardware-configurable means of defining a system's power-up and power-down sequence.

The PGOOD pin from one regulator may be connected to the RUN pin of the next regulator in the sequence as shown in Figure 8.

The LT7182S holds the PGOOD pin low until the channel's soft-start ramp is complete and its output voltage exceeds the value set in VOUT\_UV\_FAULT\_LIMT.




Figure 8. Event-Based Sequencing

#### **LTpowerPlay GUI**

LTpowerPlay is a powerful Windows-based development environment that supports Analog Devices digital power system management products including the LT7182S. LTpowerPlay can be used to evaluate Analog Devices products by connecting to a demo board or to the user application board. LTpowerPlay can also be used in an offline mode (with no hardware present) in order to build multiple configuration files that can be saved and reloaded at a later time. LTpowerPlay provides valuable diagnostic information during system bring-up to program or adjust the power supplies or to diagnose power issues. LTpowerPlay utilizes Analog Devices's DC1613A USB-to-I<sup>2</sup>C/SMBus/PMBus adapter to communicate with one of the many potential targets including the DC2836A demo board. In application, the 3.3V  $V_{CCIO}$  supply from the DC1613A can be connected to the  $EXTV_{CC}$  pin of the LT7182S for programming without applying PV<sub>IN</sub>. The LTpowerPlay software also provides an automatic update feature to keep the revision current with the latest set of device drivers and documentation. A great deal of context sensitive help is available within LTpowerPlay along with several tutorial demos. More information is available at:

https://www.analog.com/ltpowerplay

💾 🔍 🦷 🎘 膨 1 ht Groups)	Elemetry: U0:0		Group 	Telemetry Plot	•
	No Custom Scaling is Enabled. Telemetry values shown	Config: U0 (7h4F) -LT7182S		🟫 🔳 Plot 🕶 4.9Hz	
System	Click Here to View Custom Scaling Parameters		Lookup: 🗸 🗸		READ_VOUT
	FAULT_WARN_LIST 'OK' ( Raw	Setup All Global All Paged Config	Addressing/WP On/Off/Margin	— U0:1 14	
🖮 🔣 U0 (7h4F) -LT7182S	E STATUS_BYTE (0x00) 0	PWM Configuration   Voltage   Current	Temperature Timing Watchdog/PGOOD	00.1	
	B STATUS_WORD (0x0000) 0	Fault Responses   Fault Sharing   Identi		1.3	
	Status Details STATUS_INPU (0x00) 0				
		General Configuration I		1.2	
	G STATUS_CML (0x00) None	Image: MFR_CHAN_CONFIG_LT71825 ZONE_CONFIG	(0x0D7) EnableShareClkPu 0xFEFE		
	TATUS_VOUT (0x00) 0	- Addressing and Write P			
	STATUS_IOUT (0x00) 0     STATUS_MFR (0x00) 0	MFR_DISABLE_OUTPUT_LTC	EnableOutput	1.1	
	G MFR_COMMON (0xF8) CHI	a strand the second strand	○ DisableOutput		
	- Status Pads	MFR_RAIL_ADDRESS_LTC	0x80	1	
	B G MFR_PADS (0x0233) P     Cox0233)     Cox0233     Cox023     Cox0233     Cox023     Cox023     Cox023     Cox023     Cox02     Cox0	<ul> <li>On/Off Control and Mar</li> <li>ON_OFF_CONFIG</li> </ul>	(0x1E) controlled_on, us		
		OPERATION	O ImmediateOff	0.9	
	Telemetry PWM		O softOff	0.0	
	MFR_READ_ITH_LTC 0.0000 V G READ_FREQU 1030.0 kHz		On		
	- Telemetry Input Voltage		○ MarginLowIgnoreFaults	0.8	
	MFR_VIN_PEAK 11.9922 V		MarginLow MarginHighIgnoreFaults		
	READ_VIN_PAGED 11.9766 V V		O MarginHigh	0.7	
		PWM Related Configurat			
	Idealized On/Off Waveforms # ×	MFR_PWM_MODE_L171825	(0x3DDE) Expand for Detai	0.6	
		MFR_PWM_PHASE_LT7182S	0 *	0.0	
	110.0	<ul> <li>Input Voltage</li> <li>VIN_UV_WARN_LIMIT_PAGED</li> </ul>	-1.0000 V		
	U0:0	VIN_ON_PAGED	1.5000 V	0.5	
		VIN_OFF_PAGED	1.4502 V		
	$\sim$	Fault Responses Inp		0.4	
			(OxB8) Immediate Off,Infi		
		<ul> <li>Output Voltage</li> <li>VOUT_OV_FAULT_LIMIT</li> </ul>	1.3193360 V	0.3	
		VOUT_OV_WARN_LIMIT	1.2890630 V	0.3	
		VOUT_MARGIN_HIGH	1.2597660 V		
		VOUT_COMMAND	1.1992 V	0.2	
		VOUT_MARGIN_LOW	1.1396480 V		
		VOUT_UV_WARN_LIMIT	1.1210940 V	0.1	
		- Output Voltage Misc	1.1152340 V		
		VOUT_MAX	1.2891 V		
		U VOUT_MODE	(0x60) IEEE Half Precisio	0	
		MFR_DISCHARGE_THRESHOLD	0.2000 V		
ple Mode				-0.1	
npie mode		On/Off Control and Margin	ning		
vanced Mode		(Select a Register) Press F1 for more Informatio	de de server en		

Figure 9. LTpowerPlay GUI Screen Shot

# PMBUS COMMAND SUMMARY

#### PMBus/I<sup>2</sup>C SERIAL INTERFACE SUMMARY

This data sheet provides an overview of some key features available via the LT7182S serial interface, but it is not exhaustive. The companion document LT7182S PMBus/ I<sup>2</sup>C Reference Manual provides a detailed description of the available digital functionality. Below is a table containing the supported PMBus commands. The data format abbreviations are described at the end of this command summary. Floating point values listed in the DEFAULT VALUE column are half-precision IEEE floating point numbers.

Paged commands control and report telemetry for the selected channel. See PMBus Specification Revision 1.3.1 for more information.

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA Format	UNITS	EEPROM	DEFAULT VALUE
PAGE	0x00	Provides integration with multi-page PMBUS devices.	R/W Byte	N	Reg			0x00
OPERATION	0x01	Operating mode control. On/off, margin high and margin low.	R/W Byte	Y	Reg		Y	0x80
ON_OFF_CONFIG	0x02	RUN pin and PMBus bus on/off command configuration.	R/W Byte	Y	Reg		Y	0x1E
CLEAR_FAULTS	0x03	Clear any fault bits that have been set.	Send Byte	N				
PAGE_PLUS_WRITE	0x05	Write a command directly to a specified page.	W Block	N				

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA Format	UNITS	EEPROM	DEFAULT VALUE
PAGE_PLUS_READ	0x06	Read a command directly from a specified page.	Block R/W	N				
ZONE_CONFIG	0x07	Assigns current page to specified zone number for ZONE_WRITE operations.	W Word	Y	Reg		Y	0xFEFE
ZONE_ACTIVE	0x08	Selects active zone for ZONE_WRITE operations.	W Word		Reg			0xFEFE
WRITE_PROTECT	0x10	Level of protection provided by the device against accidental changes.	R/W Byte	N	Reg		Y	0x00
STORE_USER_ALL	0x15	Store user operating memory to EEPROM.	Send Byte	N				
RESTORE_USER_ALL	0x16	Restore user operating memory from EEPROM.	Send Byte	N				
CAPABILITY	0x19	Summary of PMBus optional communication protocols supported by this device.	R Byte	N	Reg			0xD8
QUERY	0x1A	Asks if a given command is supported, and what data formats are supported.	Block R/W	N	Reg			
SMBALERT_MASK	0x1B	Masks ALERT activity.	Block R/W	Y	Reg		Y	
VOUT_MODE	0x20	Output voltage format and exponent.	R Byte	N	Reg			0x60
VOUT_COMMAND	0x21	Nominal output voltage set point.	R/W Word	Y	IEEE/ UL16	V	Y	0.5 0x3800
VOUT_MAX	0x24	Upper limit on the commanded output voltage.	R/W Word	Y	IEEE/ UL16	V	Y	0.537 0x384C
VOUT_MARGIN_HIGH	0x25	Margin high output voltage set point.	R/W Word	Y	IEEE/ UL16	V	Y	0.525 0x3833
VOUT_MARGIN_LOW	0x26	Margin low output voltage set point.	R/W Word	Y	IEEE/ UL16	V	Y	0.475 0x379A
VOUT_TRANSITION_RATE	0x27	Rate the output changes when V <sub>OUT</sub> commanded to a new value.	R/W Word	Y	IEEE/ L11	V/ms	Y	0.25 0x3400
FREQUENCY_SWITCH	0x33	Switching frequency of the regulator.	R/W Word	N	IEEE/ L11	kHz	Y	1000.0 0x63D0
VIN_ON	0x35	Input voltage at which the unit should start power conversion.	R/W Word	Y	IEEE/ L11	V	Y	Ch. 0: 1.5 0x3E00 Ch. 1: 1.4 0x3D9A
VIN_OFF	0x36	Input voltage at which the unit should stop power conversion.	R/W Word	Y	IEEE/ L11	V	Y	Ch. 0: 1.45 0x3DCD Ch. 1: 1.35 0x3D66
VOUT_OV_FAULT_LIMIT	0x40	Output overvoltage fault limit.	R/W Word	Y	IEEE/ L11	V	Y	0.55 0x3866
VOUT_OV_FAULT_ RESPONSE	0x41	Action to be taken by the device when an output overvoltage fault is detected.	R/W Byte	Y	Reg		Y	0xB8
VOUT_OV_WARN_LIMIT	0x42	Output overvoltage warning limit.	R/W Word	Y	IEEE/ L11	V	Y	0.537 0x384C
VOUT_UV_WARN_LIMIT	0x43	Output undervoltage warning limit.	R/W Word	Y	IEEE/ L11	V	Y	0.467 0x3779
VOUT_UV_FAULT_LIMIT	0x44	Output undervoltage fault limit.	R/W Word	Y	IEEE/ L11	V	Y	0.465 0x3771
VOUT_UV_FAULT_ RESPONSE	0x45	Action to be taken by the device when an output undervoltage fault is detected.	R/W Byte	Y	Reg		Y	0x00
IOUT_OC_FAULT_ RESPONSE	0x47	Action to be taken by the device when an output overcurrent fault is detected.	R/W Byte	Y	Reg		Y	0x00

Rev. 0

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	EEPROM	DEFAULT VALUE
IOUT_OC_WARN_LIMIT	0x4A	Output overcurrent warning limit.	R/W Word	Y	IEEE/ L11	A	Y	8.0 0x4800
OT_FAULT_LIMIT	0x4F	Internal overtemperature fault limit.	R/W Word	N	IEEE/ L11	С	Y	160.0 0x5900
OT_FAULT_RESPONSE	0x50	Action to be taken by the device when an internal overtemperature fault is detected.	R/W Byte	N	Reg		Y	0xC0
OT_WARN_LIMIT	0x51	Internal overtemperature warning limit.	R/W Word	N	IEEE/ L11	С	Y	140.0 0x5860
VIN_OV_FAULT_RESPONSE	0x56	Action to be taken by the device when an input overvoltage fault is detected.	R/W Byte	Y	Reg		Y	0xB8
VIN_UV_WARN_LIMIT	0x58	Input supply undervoltage warning limit.	R/W Word	Y	IEEE/ L11	V	Y	-1.0 0xBC00
IIN_OC_WARN_LIMIT	0x5D	Input supply overcurrent warning limit.	R/W Word	Y	IEEE/ L11	A	Y	8.0 0x4800
TON_DELAY	0x60	Time from RUN and/or Operation on to output rail turn-on.	R/W Word	Y	IEEE/ L11	ms	Y	0.0 0x0000
TON_RISE	0x61	Time from when the output starts to rise until the output voltage reaches the V <sub>OUT</sub> commanded value.	R/W Word	Y	IEEE/ L11	ms	Y	1.0 0x3C00
TON_MAX_FAULT_LIMIT	0x62	Maximum time from the start of TON_RISE for V <sub>OUT</sub> to cross the VOUT_UV_FAULT_LIMIT.	R/W Word	Y	IEEE/ L11	ms	Y	5.0 0x4500
TON_MAX_FAULT_ RESPONSE	0x63	Action to be taken by the device when a TON_ MAX_FAULT event is detected.	R/W Byte	Y	Reg		Y	0x00
TOFF_DELAY	0x64	Time from RUN and/or Operation off to the start of TOFF_FALL ramp.	R/W Word	Y	IEEE/ L11	ms	Y	0.0 0x0000
TOFF_FALL	0x65	Time from when the output starts to fall until the output reaches zero volts.	R/W Word	Y	IEEE/	ms	Y	2.0 0x4000
TOFF_MAX_WARN_LIMIT	0x66	Maximum allowed time, after TOFF_FALL completed, for the unit to decay below MFR_DISCHARGE_THRESHOLD.	R/W Word	Y	IEEE/ L11	ms	Y	0.0 0x0000
STATUS_BYTE	0x78	One byte summary of the unit's fault condition.	R/W Byte	Y	Reg			
STATUS_WORD	0x79	Two byte summary of the unit's fault condition.	R/W Word	Y	Reg			
STATUS_VOUT	0x7A	Output voltage fault and warning status.	R/W Byte	Y	Reg			
STATUS_IOUT	0x7B	Output current fault and warning status.	R/W Byte	Y	Reg			
STATUS_INPUT	0x7C	Input supply fault and warning status.	R/W Byte	Y	Reg			
STATUS_TEMPERATURE	0x7D	Internal temperature fault and warning status for READ_TEMERATURE_1.	R/W Byte	N	Reg			
STATUS_CML	0x7E	Communication and memory fault and warning status.	R/W Byte	N	Reg			
STATUS_MFR_SPECIFIC	0x80	Manufacturer specific fault and state information.	R/W Byte	Y	Reg			
READ_VIN	0x88	Measured input supply voltage.	R Word	Y	IEEE/ L11	V		
READ_IIN	0x89	Measured input supply current.	R Word	Y	IEEE/ L11	A		
READ_VOUT	0x8B	Measured output voltage.	R Word	Y	IEEE/ UL16	V		

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA Format	UNITS	EEPROM	DEFAULT VALUE
READ_IOUT	0x8C	Measured output current.	R Word	Y	IEEE/ L11	A		
READ_TEMPERATURE_1	0x8D	Measured internal temperature.	R Word	N	IEEE/ L11	С		
READ_FREQUENCY	0x95	Measured PWM switching frequency.	R Word	Y	IEEE/ L11			
READ_POUT	0x96	Calculated output power.	R Word	Y	IEEE/ L11			
PMBUS_REVISION	0x98	PMBus revision supported by this device. Current revision is 1.3.	R Byte	N	Reg			0x33
MFR_ID	0x99	The manufacturer ID in ASCII.	R Block	N				"ADI"
MFR_MODEL	0x9A	The part number in ASCII.	R Block	N				"LT7182S"
MFR_REVISION	0x9B	Part revision number.	R Block	N				
MFR_SERIAL	0x9E	Unique part serial number.	R Block	N				
IC_DEVICE_ID	0xAD	Identification of the IC in ASCII.	R Block	N				"LT7182S"
IC_DEVICE_REV	0xAE	Revision of the IC.	R Block	N				
MFR_EE_UNLOCK	0xBD	Contact factory.						
MFR_EE_ERASE	0xBE	Contact factory.						
MFR_EE_DATA	0xBF	Contact factory.						
MFR_USER_DATA_00	0xC9	EEPROM word available for user.	R/W Word	N	Reg		Y	0x0000
MFR_USER_DATA_01	0xCA	EEPROM word available for user.	R/W Word	N	Reg		Y	0x0000
MFR_USER_DATA_02	0xCB	EEPROM word available for user.	R/W Word	N	Reg		Y	0x0000
MFR_USER_DATA_03	0xCC	EEPROM word available for user.	R/W Word	N	Reg		Y	0x0000
MFR_READ_EXTVCC	0xCD	Measured $EXTV_{CC}$ voltage, when enabled.	R Word	N	IEEE/ L11	V		
MFR_READ_ITH	0xCE	Measured $I_{TH}$ voltage, when enabled.	R Word	Y	IEEE/ L11	V		
MFR_CHAN_CONFIG_ LT7182S	0xD0	Configuration bits that are channel specific.	R/W Word	Y	Reg		Y	Ch. 0: 0x00D7 Ch. 1: 0x0057
MFR_CONFIG_ALL_ LT7182S	0xD1	General configuration bits.	R/W Word	N	Reg		Y	0x0100
MFR_FAULT_PROPAGATE_ LT7182S	0xD2	Configuration that determines which faults are propagated to the FAULT pin.	R/W Word	Y	Reg		Y	0xE0D7
MFR_PWM_MODE_ LT7182S	0xD4	Configuration for the PWM engine.	R/W Word	Y	Reg		Y	0x1DD4
MFR_FAULT_RESPONSE	0xD5	Action to be taken by the device when the FAULT pin is externally asserted low.	R/W Byte	Y	Reg		Y	0xC0
MFR_IOUT_PEAK	0xD7	Report the maximum measured value of READ_ IOUT since last MFR_CLEAR_PEAKS.	R Word	Y	IEEE/ L11	A		
MFR_ADC_CONTROL_ LT7182S	0xD8	Configures the update rate of the measurements taken by the ADC.	R/W Byte	N	Reg		Y	0x00
MFR_RETRY_DELAY	0xDB	Retry interval during fault retry mode.	R/W Word	Y	IEEE/ L11	ms	Y	10.0 0x4900

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA Format	UNITS	EEPROM	DEFAULT VALUE
MFR_RESTART_DELAY	0xDC	Minimum time the RUN pin is held low by the LT7182S.	R/W Word	Y	IEEE/ L11	ms	Y	10.0 0x4900
MFR_VOUT_PEAK	0xDD	Maximum measured value of READ_VOUT since last MFR_CLEAR_PEAKS.	R/W Word	Y	IEEE/ UL16	V		
MFR_VIN_PEAK	0xDE	Maximum measured value of READ_VIN since last MFR_CLEAR_PEAKS.	R/W Word	Y	IEEE/ L11	V		
MFR_TEMPERATURE_1_ PEAK	0xDF	Maximum measured value of internal temperature (READ_TEMPERATURE_1) since last MFR_CLEAR_PEAKS.	R/W Word	N	IEEE/ L11	С		
MFR_CLEAR_PEAKS	0xE3	Clears all peak values.	Send Byte	N				
MFR_DISCHARGE_ THRESHOLD	0xE4	Output voltage used to determine output has decayed sufficiently to re-enable the channel.	R/W Word	Y	IEEE/ L11		Y	0.2 0x3266
MFR_PADS_LT7182S	0xE5	Digital status of the I/O pads.	R Word N Re		Reg			
MFR_ADDRESS	0xE6	Sets the 7-bit I <sup>2</sup> C address byte. R/W Word N Reg		Reg		Y	0x4F	
MFR_SPECIAL_ID	0xE7	ID code used by manufacturer.	ID code used by manufacturer. R Word N		Reg			0x1C1D
MFR_FAULT_LOG_ TIMESTAMP_MSBS	0xE8	Sets the fault log timestamp upper 13 bits, clears lower 32 (read and write first)	R/W 32	N				
MFR_FAULT_LOG_ TIMESTAMP_LSBS	0xE9	Sets the fault log timestamp lower 32 bits.	R/W 32	N				
MFR_FAULT_LOG_STORE	0xEA	Force a fault log entry to be written.	Send Byte	N				
MFR_FAULT_LOG_CLEAR	0xEC	Erases all fault log entries, if any.	Send Byte	N				
MFR_FAULT_LOG	0xEE	Read contents of fault log, if any.	R Block	N	Reg			
MFR_COMMON	0xEF	Manufacturer status bits that are common across multiple ADI chips.	R Byte	N	Reg			
MFR_COMPARE_USER_ALL	0xF0	Compares current command contents with EEPROM.	Send Byte	N				
MFR_CHANNEL_STATE	0xF1	Returns the state of the channel.	R Byte	Y	Reg			
MFR_PGOOD_DELAY	0xF2	Time output voltage must be between UV and OV before PGOOD transitions high.	R/W Word	Y	IEEE/ L11	ms	Y	1.0 0x3C00
MFR_NOT_PGOOD_DELAY	0xF3	Time output voltage must be below UV or above OV before PGOOD transitions low.	R/W Word	Y	IEEE/ L11	ms	Y	0.1 0x2E66
MFR_PWM_PHASE_ LT7182S	0xF5	Set PWM phase.	R/W Word	Y	IEEE/ L11	Degrees	Y	Ch. 0: 0.0 0x0000 Ch. 1: 180.0 0x59A0
MFR_SYNC_CONFIG_ LT7182S	0xF6	SYNC pin input/output configuration.	R/W Byte	N	Reg		Y	0x00
MFR_PIN_CONFIG_STATUS	0xF7	Pin configuration fault status.	R Byte	N	Reg			
MFR_RAIL_ADDRESS	0xFA	Common address for PolyPhase outputs to adjust common parameters.	R/W Byte	Y	Reg		Y	0x80
MFR_DISABLE_OUTPUT	0xFB	Disables regulator outputs until reset.	R/W Byte	N	Reg			0x00
MFR_EE_USER_WP	0xFC	Disables commands that write user NVM.	R/W Byte	N	Reg		Y	0x00
MFR_RESET	0xFD	Commanded reset without requiring a power down.	Send Byte	N				
		uown.						

Abbreviations of Supported Data Formats

		PMBus				
	TERMINOLOGY	SPECIFICATION REFERENCE	DEFINITION	EXAMPLE		
L11	Linear11	Rev 1.3.1 Part II 7.3	Floating point 16-bit data: value = $Y \cdot 2^N$ , where N = b[15:11] and Y = b[10:0], both two's compliment binary integers.	$b[15:0] = 0x9807 = 7 \cdot 2^{-13} = 8.54 \cdot 10^{-4}$		
UL16	ULinear16	Rev 1.3.1 Part II 8.4.1.1	Fixed point 16-bit data: value = $Y \cdot 2^{-12}$ , where Y = b[15:0], an unsigned integer.	$b[15:0] = 0x4C00 = 19456 \bullet 2^{-12} = 4.75$		
Reg			Per-bit meaning defined in command description in the LT7182S PMBus/I <sup>2</sup> C Reference Manual	PMBus STATUS_BYTE command.		
IEEE	IEEE-754 Half Precision Floating Point	Rev 1.3.1 Part II 8.4.4	Floating point 16-bit data: for normal values, value = $(-1)^{S} \cdot 2^{N-15} \cdot \left(1 + \frac{M}{1024}\right)$ , where	$b[15:0] = 0x4580 = (-1)^0 \cdot 2^{17-15} \cdot \left(1 + \frac{384}{1024}\right) = 5.5$		
			S = b[15], N = b[14:10], M = b[9:0].			

### **BOARD LAYOUT CONSIDERATIONS**

#### LAYOUT CONSIDERATIONS

Note that large, switched currents flow in the LT7182S  $PV_{IN}$  and PGND pins and the input capacitors. The loops formed by the input capacitors should be as small as possible by placing the capacitors adjacent to the  $PV_{IN}$  and PGND pins.

The input capacitors, along with the inductor and output capacitors, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer. SGND should be connected to PCB ground at exactly one point, directly under the LT7182S adjacent to the SGND pin.

The SW and BOOST nodes should be as small as possible.

For more detail and PCB design files refer to the Demo Board guide for the LT7182S.

#### THERMAL CONSIDERATIONS

Care should be taken in the layout of the PCB to ensure good heat dissipation from the LT7182S. The ground pins on the bottom of the package should be soldered to a ground plane. This ground should be tied to large copper layers below with thermal vias; these layers will spread heat dissipated by the LT7182S. Placing additional vias can reduce thermal resistance further. The maximum load current must be derated as the ambient temperature approaches the maximum junction rating.

Temperature rise of the LT7182S is worst when operating at high load, high  $V_{IN}$ , and high switching frequency. If the case temperature is too high for a given application, then either  $V_{IN}$ , switching frequency, or load current can be decreased to reduce the temperature to an acceptable level.

The internal junction temperature of the LT7182S is reported via the READ\_TEMPERATURE\_1 command.

### **BOARD LAYOUT CONSIDERATIONS**






Figure 10. Recommended PCB Layout

### **TYPICAL APPLICATIONS**




1.8V, 0.6V 1MHz 6A Regulator with Pin-Strap Output Sequencing

### TYPICAL APPLICATIONS



Three-Phase 0.8V, 18A, 1MHz Regulator and Single-Phase 3.3V, 6A, 1MHz Regulator


## PACKAGE DESCRIPTION



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Rev. 0

# TYPICAL APPLICATION



#### Dual-Phase 0.9V 2MHz 12A Regulator

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT8652S	Dual Channel 8.5A, 18V, Synchronous Step-Down Silent Switcher 2 with 16µA Quiescent Current	$V_{IN}$ : 3V to 18V, $V_{OUT(MIN)}$ = 0.6V, 4mm × 6mm LQFN-32 package
LT8642S	18V, 10A Synchronous Step-Down Silent Switcher 2	V <sub>IN</sub> : 3V to 18V, V <sub>OUT(MIN)</sub> = 0.6V, 4mm × 4mm LQFN-24 package
LTC7150S	20V, 20A Synchronous Step-Down Silent Switcher 2	V <sub>IN</sub> : 3.1V to 20V, V <sub>OUT(MIN)</sub> = 0.6V, 5mm × 6mm BGA-42 package
LTC7151S	20V, 15A Synchronous Step-Down Silent Switcher 2	V <sub>IN</sub> : 3.1V to 20V, V <sub>OUT(MIN)</sub> = 0.6V, 4mm × 5mm LQFN-28 package
LTC3636	Dual Channel 6A, 20V Monolithic Synchronous Step-Down Regulator	$V_{IN}$ : 3.1V to 20V, $V_{OUT(MIN)}$ = 0.6V, 4mm × 5mm QFN-28 package
LT8650S	Dual Channel 4A, 42V, Synchronous Step-Down Silent Switcher 2 with 6.2µA Quiescent Current	$V_{IN}$ : 3V to 42V, $V_{OUT(MIN)}$ = 0.8V, 4mm × 6mm LQFN-32 package
LT8640S	42V, 6A Synchronous Step-Down Silent Switcher 2 with 2.5μA Quiescent Current	$V_{IN}$ : 3.4V to 42V, $V_{OUT(MIN)}$ = 0.97V, 4mm × 4mm LQFN-24 package
LTC3887	Dual Output PolyPhase Step-Down DC/DC Controller with Digital Power System Management	$4.5V \le V_{IN} \le 24V, 0.5V \le V_{OUT} \le 5.5V, \pm 0.5\%$ $V_{OUT}$ Accuracy, I^2C/PMBus Interface with EEPROM and 16-Bit ADC.
LTM4700	Dual 50A or Single 100A Step-Down DC/DC µModule Regulator with Digital Power System Management	$\begin{array}{l} 4.5V \leq V_{IN} \leq \!\!16V; \ 0.5V \leq V_{OUT} \leq 1.8V, \ \pm 0.5\% \ V_{OUT} \ \text{Accuracy} \ l^2\text{C/PMBus} \\ \text{Interface, } 15mm \times 22mm \times 7.87mm \ \text{BGA} \ \text{Package} \ \text{PMBus} \ \text{Interface,} \\ 16mm \times 16mm \times 5.01mm, \ \text{BGA} \ \text{Package} \end{array}$



