# Low $\mathrm{I}_{Q}$ Boost/SEPIC/Inverting Converter with 1.5A, 150V Switch 

## feATURES

- Wide Input Voltage Range: 2.8V to 60V
- Ultralow Quiescent Current and Low Ripple Burst Mode ${ }^{\circledR}$ Operation: $I_{Q}=9 \mu A$
- 1.5A, 150V Power Switch
- Positive or Negative Output Voltage Programming with a Single Feedback Pin
- Programmable Frequency (100kHz to 500kHz)
- Synchronizable to an External Clock
- Spread Spectrum Frequency Modulation for Low EMI
- BIAS Pin for Higher Efficiency
- Programmable Undervoltage Lockout (UVLO)
- Thermally Enhanced 16-lead MSOP Package
- AEC-Q100 Qualified for Automotive Applications


## APPLICATIONS

- Industrial and Automotive
- Telecom
- Medical Diagnostic Equipment
- Portable Electronics

All registered trademarks and trademarks are the property of their respective owners.

## DESCRIPTION

The LT ®8365 is a current mode $\mathrm{DC} / \mathrm{DC}$ converter with a $1.5 \mathrm{~A}, 150 \mathrm{~V}$ switch operating from a 2.8 V to 60 V input. With a unique single feedback pin architecture it is capable of boost, SEPIC or inverting configurations. Burst Mode operation consumes as low as $9 \mu \mathrm{~A}$ quiescent current to maintain high efficiency at very low output currents, while keeping typical output ripple below 15 mV .

An external compensation pin allows optimization of loop bandwidth over a wide range of input and output voltages and programmable switching frequencies between 100 kHz and 500 kHz . A SYNC/MODE pin allows synchronization to an external clock. It can also be used to select between burst or pulse-skipping modes of operation with or without spread spectrum frequency modulation for low EMI. For increased efficiency, a BIAS pin can accept a second input to supply the INTV ${ }_{\text {CC }}$ regulator. Additional features include frequency foldback and programmable soft-start to control inductor current during startup.

The LT8365 is available in a thermally enhanced 16-lead MSOP package with four pins removed for high voltage pin spacings.

## TYPICAL APPLICATION



Switching Waveforms

ABSOLUTG MAXIMUM RATINGS
(Note 1)
SW ..... 150 V
VIN, EN/UVLO ..... 60V
BIAS ..... 60V
EN/UVLO Pin Above VIN Pin, SYNC. ..... 6 V
INTV ${ }_{\text {CC }}$ ..... (Note 2)
$V_{C}$ ..... 4 V
FBX ..... $\pm 4 \mathrm{~V}$
Operating Junction Temperature (Note 3) LT8365E $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT8365J, LT8365H

$\qquad$
$-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
PIn CONFIGURATIOn
$\square$ TOP VIEW


MSE PACKAGE VARIATION: MSE16 (12) 16-LEAD PLASTIC MSOP
$\theta_{\mathrm{JA}}=45^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=10^{\circ} \mathrm{C} / \mathrm{W}$
EXPOSED PAD (PIN 17) IS PGND AND GND, MUST BE SOLDERED TO PCB

## ORDER InFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT8365EMSE\#PBF | LT8365EMSE\#TRPBF | 8365 | 16 -Lead Plastic MSOP with 4 Pins Removed | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8365JMSE\#PBF | LT8365JMSE\#TRPBF | 8365 | 16 -Lead Plastic MSOP with 4 Pins Removed | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT8365HMSE\#PBF | LT8365HMSE\#TRPBF | 8365 | 16 -Lead Plastic MSOP with 4 Pins Removed | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| AUTOMOTIVE PRODUCTS** |  |  |  |  |
| LT8365EMSE\#WPBF | LT8365EMSE\#WTRPBF | 8365 | 16 -Lead Plastic MSOP with 4 Pins Removed | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT8365JMSE\#WPBF | LT8365JMSE\#WTRPBF | 8365 | 16 -Lead Plastic MSOP with 4 Pins Removed | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| LT8365HMSE\#WPBF | LT8365HMSE\#WTRPBF | 8365 | 16 -Lead Plastic MSOP with 4 Pins Removed | $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with \#TRMPBF suffix.
**Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a \#W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

## LT8365

ELECTRICAL CHARACTERISTICS The o denotes the specifications which apply vere the tull operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, EN/UVLO $=12 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ Operating Voltage Range |  | $\bullet$ | 2.8 |  | 60 | V |
| $V_{\text {IN }}$ Quiescent Current at Shutdown | $\mathrm{V}_{\text {EN/UVLO }}=0.2 \mathrm{~V}$ | $\bullet$ |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{gathered} \hline 2 \\ 15 \end{gathered}$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {EN/UVLO }}=1.5 \mathrm{~V}$ | $\bullet$ |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{gathered} \hline 5 \\ 25 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }}$ Quiescent Current |  |  |  |  |  |  |
| Sleep Mode (Not Switching) | SYNC $=0 \mathrm{~V}$ | $\bullet$ |  | $\begin{aligned} & 9 \\ & 9 \end{aligned}$ | $\begin{aligned} & 15 \\ & 30 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Active Mode (Not Switching) | SYNC $=0 \mathrm{~V}$ or INTV ${ }_{\text {cc }}, \mathrm{BIAS}=0 \mathrm{~V}$ | $\bullet$ |  | $\begin{aligned} & 1200 \\ & 1200 \end{aligned}$ | $\begin{aligned} & 1600 \\ & 1850 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | SYNC $=0 \mathrm{~V}$ or INTV ${ }_{\text {cc }}$, BIAS $=5 \mathrm{~V}$ | $\bullet$ |  | $\begin{aligned} & 22 \\ & 22 \end{aligned}$ | $\begin{aligned} & 40 \\ & 65 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| BIAS Threshold | Rising, BIAS Can Supply INTV ${ }_{\text {CC }}$ Falling, BIAS Cannot Supply INTV ${ }_{C C}$ |  |  | $\begin{gathered} 4.4 \\ 4 \end{gathered}$ | $\begin{aligned} & 4.65 \\ & 4.25 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IN }}$ Falling Threshold to Supply INTV ${ }_{\text {CC }}$ | BIAS $=12 \mathrm{~V}$ |  |  | BIAS - 2V |  | V |
| BIAS Falling Threshold to Supply INTV ${ }_{\text {CC }}$ | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ |  |  | VIN |  | V |

FBX Regulation

| FBX Regulation Voltage | $\mathrm{FBX}>0 \mathrm{~V}$ | $\bullet$ | 1.568 | 1.6 | 1.636 | V |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{FBX}<\mathrm{OV}$ | $\bullet$ | -0.822 | -0.80 | -0.780 | V |
| FBX Line Regulation | $\mathrm{FBX}>0 \mathrm{~V}, 2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<60 \mathrm{~V}$ |  |  | 0.005 | 0.015 | $\% / \mathrm{V}$ |
|  | $\mathrm{FBX}<0 \mathrm{~V}, 2.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<60 \mathrm{~V}$ | 0.005 | 0.015 | $\% / \mathrm{V}$ |  |  |
| FBX Pin Current | $\mathrm{FBX}=1.6 \mathrm{~V},-0.8 \mathrm{~V}$ |  |  | 0 | 10 | nA |

Oscillator

| Switching Frequency (fosc) | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{T}}=432 \mathrm{k} \\ & \mathrm{R}_{\mathrm{T}}=143 \mathrm{k} \\ & \mathrm{R}_{\mathrm{T}}=84.5 \mathrm{k} \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{gathered} 92 \\ 279 \\ 465 \end{gathered}$ | $\begin{aligned} & 100 \\ & 300 \\ & 500 \end{aligned}$ | $\begin{aligned} & 113 \\ & 321 \\ & 535 \end{aligned}$ | kHz kHz kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SSFM Maximum Frequency Deviation | ( $\left.\Delta \mathrm{f} / \mathrm{f}_{\text {OSC }}\right) \cdot 100, \mathrm{R}_{\mathrm{T}}=143 \mathrm{k}$ |  | 14 | 20 | 28 | \% |
| Minimum On-Time | Burst Mode, $\mathrm{V}_{\text {IN }}=24 \mathrm{~V}$ (Note 6) <br> Pulse-Skipping Mode, $\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}$ (Note 6) |  |  | $\begin{aligned} & 110 \\ & 110 \end{aligned}$ | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | ns <br> ns |
| Minimum Off-Time |  | $\bullet$ |  | 100 | 115 | ns |
| SYNC/Mode, Mode Thresholds (Note 5) | High (Rising), $\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}$ <br> Low (Falling), $\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}$ | $\bullet$ | 0.14 | $1.3$ | 1.7 | V |
| SYNC/Mode, Clock Thresholds (Note 5) | $\begin{aligned} & \text { Rising, } V_{\text {IN }}=24 \mathrm{~V} \\ & \text { Falling, } V_{\text {IN }}=24 \mathrm{~V} \end{aligned}$ | $\bullet$ | 0.4 | $\begin{aligned} & 1.3 \\ & 0.8 \end{aligned}$ | 1.7 | V |
| $\mathrm{f}_{\text {SYnc }} / \mathrm{f}_{\text {OSc }}$ Allowed Ratio | $\mathrm{R}_{\mathrm{T}}=84.5 \mathrm{k}$ |  | 0.95 | 1 | 1.25 | kHz/kHz |
| SYNC Pin Current | $\begin{aligned} & \text { SYNC }=2 V \\ & \text { SYNC }=0 V \text {, Current Out of Pin } \end{aligned}$ |  |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Switch |  |  |  |  |  |  |
| Maximum Switch Current Limit Threshold |  | $\bullet$ | 1.5 | 2 | 2.7 | A |
| Switch Overcurrent Threshold | Discharges SS Pin |  |  | 3 |  | A |
| Switch R ${ }_{\text {DS }}(\mathrm{ON}$ ) | $\mathrm{I}_{\text {SW }}=0.5 \mathrm{~A}$ |  |  | 700 |  | $\mathrm{m} \Omega$ |
| Switch Leakage Current | $\mathrm{V}_{\text {SW }}=150 \mathrm{~V}$ |  |  | 0.1 | 1 | $\mu \mathrm{A}$ |

## LT8365

ELECTRICAL CHARACTERISTICS The odenoles she seacifications wichich poply weret he tull opeating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=12 \mathrm{~V}$, EN/UVLO $=12 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN/UVLO Logic |  |  |  |  |  |  |
| EN/UVLO Pin Threshold (Rising) | Start Switching | $\bullet$ | 1.576 | 1.68 | 1.90 | V |
| EN/UVLO Pin Threshold (Falling) | Stop Switching | $\bullet$ | 1.545 | 1.6 | 1.645 | V |
| EN/UVLO Pin Current | $\mathrm{V}_{\text {EN/UVLO }}=1.6 \mathrm{~V}$ | $\bullet$ | -50 |  | 50 | nA |
| Soft-Start |  |  |  |  |  |  |
| Soft-Start Charge Current | SS $=0.5 \mathrm{~V}$ |  |  | 2 |  | $\mu \mathrm{A}$ |
| Soft-Start Pull-Down Resistance | Fault Condition, SS $=0.1 \mathrm{~V}$ |  |  | 220 |  | $\Omega$ |
| Error Amplifier |  |  |  |  |  |  |
| Error Amplifier Transconductance | $\begin{aligned} & \text { FBX }=1.6 \mathrm{~V} \\ & \mathrm{FBX}=-0.8 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 75 \\ & 60 \end{aligned}$ |  | $\mu \mathrm{A} / \mathrm{V}$ <br> $\mu \mathrm{A} / \mathrm{V}$ |
| Error Amplifier Voltage Gain | $\begin{aligned} & \hline \mathrm{FBX}=1.6 \mathrm{~V} \\ & \mathrm{FBX}=-0.8 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 185 \\ & 145 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{N} \\ & \mathrm{~V} N \end{aligned}$ |
| Error Amplifier Max Source Current | $\mathrm{V}_{\mathrm{C}}=1.1 \mathrm{~V}$, Current Out of Pin |  |  | 7 |  | $\mu \mathrm{A}$ |
| Error Amplifier Max Sink Current | $V_{C}=1.1 \mathrm{~V}$ |  |  | 7 |  | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: INTV CC Cannot be externally driven. No additional components or loading is allowed on this pin.
Note 3: The LT8365E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT8365J and the LT8365H are guaranteed over the full $-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operating junction temperature range.

Note 4: The IC includes overtemperature protection that is intended to protect the device during overload conditions. Junction temperature will exceed $150^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.
Note 5: For SYNC/MODE inputs required to select modes of operation see the Pin Functions and Applications Information sections.
Note 6: The IC is tested in a Boost converter configuration with the output voltage programmed for 24 V .

TYPICAL PGRFORMAOCE CHARACTERISTICS




Switching Frequency vs Temperature





Switch Minimum Off-Time vs Temperature


TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\text {IN }}$ Pin Current (Active Mode, Not Switching, Bias = 5V) vs Temperature

$V_{\text {IN }}$ Pin Current (Active Mode,
Not Switching, Bias = OV)
vs Temperature


## Switching Waveforms

(in DCM)


## PIn functions

EN/UVLO: Shutdown and Undervoltage Detect Pin. The LT8365 is shut down when this pin is low and active when this pin is high. Below an accurate 1.6 V threshold, the part enters undervoltage lockout and stops switching. This allows an undervoltage lockout (UVLO) threshold to be programmed for system input voltage by resistively dividing down system input voltage to the EN/UVLO pin. An 80 mV pin hysteresis ensures part switching resumes when the pin exceeds 1.68 V . EN/UVLO pin voltage below 0.2 V reduces $\mathrm{V}_{\text {IN }}$ current below $1 \mu \mathrm{~A}$. If shutdown and UVLO features are not required, the pin can be tied directly to system input.
$V_{\text {IN: }}$ : Input Supply. This pin must be locally bypassed. Be sure to place the positive terminal of the input capacitor as close as possible to the $\mathrm{V}_{\text {IN }}$ pin, and the negative terminal as close as possible to the exposed pad PGND copper (near EN/UVLO).

INTV $\mathbf{c c}$ : Regulated 3.8V Supply for Internal Loads. The INTV ${ }_{\text {CC }}$ pin must be bypassed with a $1 \mu$ F low ESR ceramic capacitor to GND. No additional components or loading is allowed on this pin. INTV ${ }_{C C}$ draws power from the BIAS pin if $4.4 \mathrm{~V} \leq \mathrm{BIAS} \leq \mathrm{V}_{\text {IN }}$, otherwise $\mathrm{INTV}_{\text {CC }}$ is powered by the $\mathrm{V}_{\text {IN }}$ pin.
NC: No Internal Connection. Leave this pin open.
BIAS: Second Input Supply for Powering INTV ${ }_{\text {Cc }}$. Removes the majority of INTV ${ }_{C C}$ current from the $V_{\text {IN }}$ pin to improve efficiency when $4.4 \mathrm{~V} \leq \operatorname{BIAS} \leq \mathrm{V}_{\text {IN }}$. If unused, tie the pin to GND.
$\mathbf{V}_{\text {c }}$ : Error Amplifier Output Pin. Tie external compensation network to this pin.

FBX: Voltage Regulation Feedback Pin for Positive or Negative Outputs. Connect this pin to a resistor divider between the output and the exposed pad GND copper (near FBX). FBX reduces the switching frequency during start-up and fault conditions when FBX is close to OV .

RT: A resistor from this pin to the exposed pad GND copper (near FBX) programs switching frequency.
SS: Soft-Start Pin. Connect a capacitor from this pin to GND copper (near FBX) to control the ramp rate of inductor current during converter start-up. SS pin charging current is $2 \mu \mathrm{~A}$. An internal $220 \Omega$ MOSFET discharges this pin during shutdown or fault conditions.
SYNC/MODE: This pin allows five selectable modes for optimization of performance.

| SYNC/MODE PIN INPUT | CAPABLE MODE(S) OF OPERATION |
| :--- | :--- |
| (1) GND or <0.14V | Burst |
| (2) External Clock | Pulse-Skipping/Sync |
| (3) 100k Resistor to GND | Burst/SSFM |
| (4) Float (Pin Open) | Pulse-Skipping |
| (5) INTV CC or $>1.7 \mathrm{~V}$ | Pulse-Skipping/SSFM |

where the selectable modes of operation are:
Burst $=$ low $I_{Q}$, low output ripple operation at light loads Pulse-skipping=skippedpulse(s)atlightload(alignedtoclock) Sync = switching frequency synchronized to external clock SSFM = Spread Spectrum Frequency Modulation forlow EMI.
SW1, SW2 (SW): Output of the Internal Power Switch. Minimize the metal trace area connected to these pins to reduce EMI.

PGND,GND: Power Ground and Signal Ground for the IC. The package has an exposed pad underneath the IC which is the best path for heat out of the package. The pin should be soldered to a continuous copper ground plane under the device to reduce die temperature and increase the power capability of the LT8365. Connect power ground components to the exposed pad copper exiting near the EN/ UVLO and SW pins. Connect signal ground components to the exposed pad copper exiting near the $V_{C}$ and $F B X$ pins.

## LT8365

BLOCK DIAGRAM


## OPERATION

The LT8365 uses a fixed frequency, current mode control scheme to provide excellent line and load regulation. Operation can be best understood by referring to the Block Diagram. An oscillator (with frequency programmed by a resistor at the RT pin) turns on the internal power switch at the beginning of each clock cycle. Current in the inductor then increases until the current comparator trips and turns off the power switch. The peak inductor current at which the switch turns off is controlled by the voltage on the $\mathrm{V}_{\mathrm{C}}$ pin. The error amplifier servos the $V_{C}$ pin by comparing the voltage on the FBX pin with an internal reference voltage ( 1.60 V or -0.80 V , depending on the chosen topology). When the load current increases it causes a reduction in the FBX pin voltage relative to the internal reference. This causes the error amplifier to increase the $V_{C}$ pin voltage until the new load current is satisfied. In this manner, the error amplifier sets the correct peak switch current level to keep the output in regulation.
The LT8365 is capable of generating either a positive or negative output voltage with a single FBX pin. It can be configured as a boost or SEPIC converter to generate a positive output voltage, or as an inverting converter to generate a negative output voltage. When configured as a Boost converter, as shown in the Block Diagram, the FBX pin is pulled up to the internal bias voltage of 1.60 V by a voltage divider (R1 and R2) connected from $V_{\text {OUT }}$ to GND. Amplifier A2 becomes inactive and amplifier A1 performs (inverting) amplification from $F B X$ to $V_{C}$. When the LT8365 is in an inverting configuration, the FBX pin is pulled down to -0.80 V by a voltage divider from $\mathrm{V}_{\text {OUT }}$ to GND. Amplifier A1 becomes inactive and amplifier A2 performs (non-inverting) amplification from $F B X$ to $V_{C}$.

If the EN/UVLO pin voltage is below 1.6 V , the LT8365 enters undervoltage lockout (UVLO), and stops switching. When the EN/UVLO pin voltage is above 1.68 V (typical), the LT8365 resumes switching. If the EN/UVLO pin voltage is below 0.2 V , the LT8365 draws less than $1 \mu \mathrm{~A}$ from $\mathrm{V}_{\text {IN }}$.
For the SYNC/MODE pin tied to ground or $<0.14 \mathrm{~V}$, the LT8365 will enter low output ripple Burst Mode operation for ultra low quiescent current during light loads to maintain high efficiency. For a 100k resistor from SYNC/ MODE pin to GND, the LT8365 uses Burst Mode operation for improved efficiency at light loads but seamlessly transitions to Spread-Spectrum Modulation of switching frequency for low EMI at heavy loads. For the SYNC/ MODE pin floating (left open), the LT8365 uses pulseskipping mode, at the expense of hundreds of microamps, to maintain output voltage regulation at light loads by skipping switch pulses. For the SYNC/MODE pin tied to INTV ${ }_{C C}$ or $>1.7 \mathrm{~V}$, the LT8365 uses pulse-skipping mode and performs Spread-Spectrum Modulation of switching frequency. For the SYNC/MODE pin driven by an external clock, the converter switching frequency is synchronized to that clock and pulse-skipping mode is also enabled. See the Pin Functions section for SYNC/MODE pin.

The LT8365 includes a BIAS pin to improve efficiency across all loads. The LT8365 intelligently chooses between the $V_{I N}$ and BIAS pins to supply the INTV $C$ for best efficiency. The INTV ${ }_{\text {CC }}$ supply current can be drawn from the BIAS pin instead of the $\mathrm{V}_{\text {IN }}$ pin for $4.4 \mathrm{~V} \leq \mathrm{BIAS} \leq \mathrm{V}_{\text {IN }}$.
Protection features ensure the immediate disable of switching and reset of the SS pin for any of the following faults: internal reference UVLO, INTV ${ }_{C C}$ UVLO, switch current $>1.5 \times$ maximum limit, EN/UVLO $<1.6 \mathrm{~V}$ or junction temperature $>170^{\circ} \mathrm{C}$.

## APPLICATIONS INFORMATION

## ACHIEVING ULTRALOW QUIESCENT CURRENT

To enhance efficiency at light loads the LT8365 uses a low ripple Burst Mode architecture. This keeps the output capacitor charged to the desired output voltage while minimizing the input quiescent current and output ripple. In Burst Mode operation, the LT8365 delivers single small pulses of current to the output capacitor followed by sleep periods where the output power is supplied by the output capacitor. While in sleep mode, the LT8365 consumes only $9 \mu \mathrm{~A}$.
As the output load decreases, the frequency of single current pulses decreases (see Figure 1) and the percentage of time the LT8365 is in sleep mode increases, resulting in much higher light load efficiency than for typical converters. To optimize the quiescent current performance at light loads, the current in the feedback resistor divider must be minimized as it appears to the output as load current. In addition, all possible leakage currents from the output should also be minimized as they all add to the equivalent output load. The largest contributor to leakage current can be due to the reverse biased leakage of the Schottky diode (see Diode Selection in the Applications Information section).
While in Burst Mode operation, the current limit of the switch is approximately 325 mA resulting in the output voltage ripple shown in Figure 2. Increasing the output capacitance will decrease the output ripple proportionally. As the output load ramps upward from zero the switching frequency will increase but only up to the fixed frequency defined by the resistor at the


Figure 1. Burst Frequency vs Load Current


Figure 2. Burst Mode Operation
RT pin as shown in Figure 1. The output load at which the LT8365 reaches the fixed frequency varies based on input voltage, output voltage, and inductor choice.

## PROGRAMMING INPUT TURN-ON AND TURN-OFF THRESHOLDS WITH EN/UVLO PIN

The EN/UVLO pin voltage controls whether the LT8365 is enabled or is in a shutdown state. A 1.6 V reference and a comparator A6 with built-in hysteresis (typical 80 mV ) allow the user to accurately program the system input voltage at which the IC turns on and off (see the Block Diagram). The typical input falling and rising threshold voltages can be calculated by the following equations:

$$
\begin{aligned}
& V_{\operatorname{IN(FALLING,UVLO(-))}}=1.60 \cdot \frac{\mathrm{R} 3+\mathrm{R} 4}{\mathrm{R} 4} \\
& \mathrm{~V}_{\operatorname{IN(RISING}, \mathrm{UVLO}(+))}=1.68 \cdot \frac{\mathrm{R} 3+\mathrm{R} 4}{\mathrm{R} 4}
\end{aligned}
$$

$V_{\text {IN }}$ current is reduced below $1 \mu \mathrm{~A}$ when the EN/UVLO pin voltage is less than 0.2 V . The EN/UVLO pin can be connected directly to the input supply $\mathrm{V}_{\text {IN }}$ for always-enabled operation. A logic input can also control the EN/UVLO pin.
When operating in Burst Mode operation for light Ioad currents, the current through the R3 and R4 network can easily be greater than the supply current consumed by the LT8365. Therefore, R3 and R4 should be large enough to minimize their effect on efficiency at light loads.

## APPLICATIONS INFORMATION

## INTV $_{\text {CC }}$ REGULATOR

A low dropout (LDO) linear regulator, supplied from $V_{\text {IN }}$, produces a 3.2 V supply at the $\mathrm{INTV}_{\text {CC }}$ pin. A minimum $1 \mu \mathrm{~F}$ Iow ESR ceramic capacitor must be used to bypass the INTV ${ }_{C C}$ pin to ground to supply the high transient currents required by the internal power MOSFET gate driver.

No additional components or loading is allowed on this pin. The INTV ${ }_{\text {CC }}$ rising threshold (to allow soft-start and switching) is typically 2.65 V . The INTV ${ }_{\text {CC }}$ falling threshold (to stop switching and reset soft-start) is typically 2.5 V .

To improve efficiency across all loads, the majority of INTV ${ }_{\text {CC }}$ current can be drawn from the BIAS pin (4.4V $\leq$ BIAS $\leq \mathrm{V}_{\text {IN }}$ ) instead of the $\mathrm{V}_{\text {IN }}$ pin. For SEPIC applications with $\mathrm{V}_{\text {IN }}$ often greater than $\mathrm{V}_{\text {OUT }}$, the BIAS pin can be directly connected to $V_{\text {OUT }}$. If the BIAS pin is connected to a supply other than $\mathrm{V}_{\text {OUT }}$, be sure to bypass the pin with a local ceramic capacitor.

## Programming Switching Frequency

The LT8365 uses a constant frequency PWM architecture that can be programmed to switch from 100 kHz to 500 kHz by using a resistor tied from the RT pin to ground. A table showing the necessary $R_{\top}$ value for a desired switching frequency is in Table 1.

The $\mathrm{R}_{\mathrm{T}}$ resistor required for a desired switching frequency can be calculated using:

$$
\mathrm{R}_{\mathrm{T}}=\frac{45.2 \mathrm{k}}{\mathrm{f}_{\text {OSC }} \mathrm{SC}^{1.009}}
$$

where $R_{T}$ is in $k \Omega$ and $f_{0 S C}$ is the desired switching frequency in kHz .

Table 1. SW Frequency vs $\mathrm{R}_{\mathrm{T}}$ Value

| $\mathbf{f}_{\text {OSC }}(\mathbf{k H z})$ | $\mathbf{R}_{\mathbf{T}} \mathbf{( k \boldsymbol { \Omega } )}$ |
| :---: | :---: |
| 100 | 432 |
| 200 | 215 |
| 300 | 143 |
| 400 | 107 |
| 450 | 95.3 |
| 500 | 84.5 |

## Synchronization and Mode Selection

To select low ripple Burst Mode operation, for high efficiency at light loads, tie the SYNC/MODE pin below 0.14 V (this can be ground or a logic low output).
To synchronize the LT8365 oscillator to an external frequency connecta square wave (with $20 \%$ to $80 \%$ duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.4 V and peaks above 1.7 V (up to 6 V ). The LT8365 will not enter Burst Mode operation at low output loads while synchronized to an external clock, but instead will pulse skip to maintain regulation. The LT8365 may be synchronized over a 100 kHz to 500 kHz range. The $R_{\top}$ resistor should be chosen to set the LT8365 switching frequency equal to or below the lowest synchronization input. For example, if the synchronization signal will be 500 kHz and higher, the $\mathrm{R}_{\top}$ should be selected for 500 kHz .

For some applications it is desirable for the LT8365 to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. Firstly, the clock stays awake at all times and all switching cycles are aligned to the clock. Secondly, the full switching frequency is maintained at lower output load than in Burst Mode operation. These two differences come at the expense of increased quiescent current. To enable pulse-skipping mode, float the SYNC pin.

To improve EMI/EMC, the LT8365 can provide spread spectrum frequency modulation (SSFM). This featurevaries the clock with a triangle frequency modulation of $20 \%$. For example, if the LT8365's frequency was programmed to switch at 500 kHz , spread spectrum mode will modulate the oscillator between 500 kHz and 600 kHz . The $20 \%$ modulation will occur at a frequency: $\mathrm{f}_{0 S \mathrm{~S}} / 256$ where $\mathrm{f}_{\text {OSC }}$ is the switching frequency programmed using the RT pin.
The LT8365 can also be configured to operate in pulseskipping/SSFM mode by tying the SYNC/MODE pin above 1.7V. The LT8365 can also be configured for Burst Mode operation at light loads (for improved efficiency) and SSFM at heavy loads (for low EMI) by tying a 100k from the SYNC/MODE pin to GND.

## APPLICATIONS INFORMATION

## DUTY CYCLE CONSIDERATION

The LT8365 minimum on-time, minimum off-time and switching frequency ( $\mathrm{f}_{\mathrm{OSC}}$ ) define the allowable minimum and maximum duty cycles of the converter (see Minimum On-Time, Minimum Off-Time, and Switching Frequency in the Electrical Characteristics table).

> Minimum Allowable Duty Cycle $=$ $\quad$ Minimum On-Time $_{(\text {MAX })} \cdot \mathrm{f}_{\text {OSC(MAX) }}$

Maximum Allowable Duty Cycle =

$$
1 \text { - Minimum Off-Time }{ }_{(\text {MAX })} \cdot \mathrm{f}_{\mathrm{OSC}(\text { MAX })}
$$

The required switch duty cycle range for a Boost converter operating in continuous conduction mode (CCM) can be calculated as:

$$
\begin{aligned}
& D_{\text {MIN }}=1-\frac{V_{\text {IN(MAX })}}{V_{\text {OUT }}+V_{D}} \\
& D_{\text {MAX }}=1-\frac{V_{\text {IN(MIN })}}{V_{\text {OUT }}+V_{D}}
\end{aligned}
$$

where $V_{D}$ is the diode forward voltage drop. If the above duty cycle calculations for a given application violate the minimum and/or maximum allowed duty cycles for the LT8365, operation in discontinuous conduction mode (DCM) might provide a solution. For the same $\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{V}_{\text {Out }}$ levels, operation in DCM does not demand as Iow a duty cycle as in CCM. DCM also allows higher duty cycle operation than CCM. The additional advantage of DCM is the removal of the limitations to inductor value and duty cycle required to avoid sub-harmonic oscillations and the right half plane zero (RHPZ). While DCM provides these benefits, the trade-off is higher inductor peak current, lower available output power and reduced efficiency.

## SETTING THE OUTPUT VOLTAGE

The output voltage is programmed with a resistor divider from the output to the FBX pin. Choose the resistor values for a positive output voltage according to:

$$
\mathrm{R} 1=\mathrm{R} 2 \cdot\left(\frac{\mathrm{~V}_{\text {OUT }}}{1.60 \mathrm{~V}}-1\right)
$$

Choose the resistor values for a negative output voltage according to:

$$
\mathrm{R} 1=\mathrm{R} 2 \cdot\left(\frac{\left|\mathrm{~V}_{\text {OUT }}\right|}{0.80 \mathrm{~V}}-1\right)
$$

The locations of R1 and R2 are shown in the Block Diagram. $1 \%$ resistors are recommended to maintain output voltage accuracy.
Higher-value FBX divider resistors result in the lowest input quiescent current and highest light-load efficiency. FBX divider resistors R1 and R2 are usually in the range from 25 k to 1 M .

## SOFT-START

The LT8365 contains several features to limit peak switch currents and output voltage ( $\mathrm{V}_{\text {OUT }}$ ) overshoot during start-up or recovery from a fault condition. The primary purpose of these features is to prevent damage to external components or the load.
High peak switch currents during start-up may occur in switching regulators. Since $\mathrm{V}_{\text {OUT }}$ is far from its final value, the feedback loop is saturated and the regulator tries to charge the output capacitor as quickly as possible, resulting in large peak currents. A large surge current may cause inductor saturation or power switch failure.

The LT8365 addresses this mechanism with a programmable soft-start function. As shown in the Block Diagram, the soft-start function controls the ramp of the power switch current by controlling the ramp of $\mathrm{V}_{\mathrm{C}}$ through $\mathrm{Q1}$. This allows the output capacitor to be charged gradually toward its final value while limiting the start-up peak currents. Figure 3 shows the output voltage and supply current for the first page Typical Application. It can be seen that both the output voltage and supply current come up gradually.

## FAULT PROTECTION

An inductor overcurrent fault (> 3A) and/or INTV ${ }_{C C}$ undervoltage ( $\mathrm{INTV}_{\text {CC }}<2.5 \mathrm{~V}$ ) and/or thermal lockout ( $T_{J}>170^{\circ} \mathrm{C}$ ) will immediately prevent switching, will reset the SS pin and will pull down $\mathrm{V}_{\mathrm{C}}$. Once all faults are removed, the LT8365 will soft-start $V_{C}$ and hence inductor peak current.

## APPLICATIONS INFORMATION



Figure 3. Soft-Start Waveforms

## FREQUENCY FOLDBACK

During start-up orfaultconditions in which $\mathrm{V}_{\text {OUT }}$ is very low, extremely small duty cycles may be required to maintain control of inductor peak current. The minimum on-time limitation of the power switch might prevent these low duty cycles from being achievable. In this scenario inductor current rise will exceed inductor current fall during each cycle, causing inductor current to "walk up" beyond the switch current limit. The LT8365 provides protection from this by folding back switching frequency whenever FBX or SS pins are close to GND (low $\mathrm{V}_{\text {OUT }}$ levels or start-up). This frequency foldback provides a larger switch-off time, allowing inductor current to fall enough each cycle (see Normalized Switching Frequency vs FBX Voltage in the Typical Performance Characteristics section).

## THERMAL LOCKOUT

If the LT8365 die temperature reaches $170^{\circ} \mathrm{C}$ (typical), the part will stop switching and go into thermal lockout. When the die temperature has dropped by $5^{\circ} \mathrm{C}$ (nominal), the part will resume switching with a soft-started inductor peak current.

## COMPENSATION

Loop compensation determines the stability and transient performance. The LT8365 uses current mode control to regulate the output which simplifies loop compensation. The optimum values depend onthe converter topology, the component values and the operating conditions (including the input voltage, load current, etc.). To compensate the feedback loop of the LT8365, a series resistor-capacitor
network is usually connected from the $V_{C}$ pin to GND. The Block Diagram shows the typical $\mathrm{V}_{\mathrm{C}}$ compensation network. For most applications, the capacitor should be in the range of 100 pF to 10 nF , and the resistor should be in the range of 5 k to 100 k . A small capacitor is often connected in parallel with the RC compensation network to attenuate the $\mathrm{V}_{\mathrm{C}}$ voltage ripple induced from the output voltage ripple through the internal error amplifier. The parallel capacitor usually ranges in value from 2.2 pF to 22 pF . A practical approach to designing the compensation network is to start with one of the circuits in this data sheet that is similar to your application, and tune the compensation network to optimize the performance. Stability should then be checked across all operating conditions, including load current, input voltage and temperature. Application Note 76 is a good reference.

## THERMAL CONSIDERATIONS

Care should be taken in the layout of the PCB to ensure good heat sinking of the LT8365. Both packages have an exposed pad underneath the IC which is the best path for heat out of the package. The exposed pad should be soldered to a continuous copper ground plane under the device to reduce die temperature and increase the power capability of the LT8365. The ground plane should be connected to large copper layers to spread heat dissipated by the LT8365. Power dissipation within the LT8365 (PDISs_LT8365) can be estimated by subtracting the inductor and Schottky diode power losses from the total power losses calculated in an efficiency measurement. The junction temperature of LT8365 can then be estimated by:

$$
\mathrm{T}_{\mathrm{J}}(\mathrm{LT} 8365)=\mathrm{T}_{\mathrm{A}}+\theta_{\mathrm{JA}} \cdot \mathrm{P}_{\text {DISS_LT8365 }}
$$

## APPLICATION CIRCUITS

The LT8365 can be configured for different topologies. The first topology to be analyzed will be the boost converter, followed by the SEPIC and inverting converters.

## Boost Converter: Switch Duty Cycle

The LT8365 can be configured as a boost converter for the applications where the converter output voltage is higher than the input voltage. Remember that boost converters are

## APPLICATIONS INFORMATION

not short-circuit protected. Under a shorted output condition, the inductor current is limited only by the input supply capability. For applications requiring a step-up converter that is short-circuit protected, please refer to the Applications Information section covering SEPIC converters.
The conversion ratio as a function of duty cycle is:

$$
\frac{V_{\text {OUT }}}{V_{\text {IN }}}=\frac{1}{1-D}
$$

in continuous conduction mode (CCM).
For a boost converter operating in CCM, the duty cycle of the main switch can be calculated based on the output voltage ( $\mathrm{V}_{\text {OUT }}$ ) and the input voltage $\left(\mathrm{V}_{\text {IN }}\right)$. The maximum duty cycle ( $\mathrm{D}_{\mathrm{MAX}}$ ) occurs when the converter has the minimum input voltage:

$$
D_{\text {MAX }}=\frac{V_{\text {OUT }}-V_{\text {INMMIN }}}{V_{\text {OUT }}}
$$

Discontinuous conduction mode (DCM) provides higher conversion ratios at a given frequency at the cost of reduced efficiencies, higher switching currents, and lower available output power.

## Boost Converter: Maximum Output Current Capability and Inductor Selection

For the boost topology, the maximum average inductor current is:

$$
I_{\mathrm{L}(\operatorname{MAX)}(\operatorname{AVG})}=\mathrm{I}_{\mathrm{O}(\operatorname{MAX})} \cdot \frac{1}{1-\mathrm{D}_{\operatorname{MAX}}} \cdot \frac{1}{\eta}
$$

where $\eta(<1.0)$ is the converter efficiency.
Due to the current limit of its internal power switch, the LT8365 should be used in a boost converter whose maximum output current ( $\left.l_{0(M A X)}\right)$ is:

$$
\mathrm{I}_{\mathrm{O}(\mathrm{MAX})} \leq \frac{\mathrm{V}_{\text {IN(MIN })}}{V_{\text {OUT }}} \cdot\left(1.5 \mathrm{~A}-0.5 \cdot \Delta \mathrm{I}_{\mathrm{SW}}\right) \cdot \eta
$$

Minimum possible inductor value and switching frequency should also be considered since they will increase inductor ripple current $\Delta I_{\text {SW }}$.
The inductor ripple current $\Delta I_{\text {SW }}$ has a direct effect on the choice of the inductor value and the converter's maximum
output current capability. Choosing smaller values of $\Delta l_{\text {SW }}$ increases output current capability, but requires large inductances and reduces the current loop gain (the converter will approach voltage mode). Accepting larger values of $\Delta_{\text {SW }}$ provides fast transient response and allows the use of low inductances, but results in higher input current ripple and greater core losses, and reduces output current capability. It is recommended to choose a $\Delta l_{\text {SW }}$ of approximately 0.60 A .

Given an operating input voltage range, and having chosen the operating frequency and ripple current in the inductor, the inductor value of the boost converter can be determined using the following equation:

$$
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}}{\Delta \mathrm{I}_{\mathrm{SW}} \cdot \mathrm{f}_{\mathrm{OSC}}} \cdot \mathrm{D}_{\mathrm{MAX}}
$$

The peak inductor current is the switch current limit (maximum 2.7A), and the RMS inductor current is approximately equal to $l_{\text {L(MAX)(AVG) }}$.
Choose an inductor that can handle at least 2.7 A without saturating, and ensure that the inductor has a low DCR (copper-wire resistance) to minimize $I^{2}$ R power losses. Note that in some applications, the current handling requirements of the inductor can be lower, such as in the SEPIC topology where each inductor only carries one-half of the total switch current. For better efficiency, use similar valued inductors with a larger volume. Many different sizes and shapes are available from various manufacturers (see Table2). Choosea core material that has low losses at the programmed switching frequency, such as a ferrite core. The final value chosen for the inductor should not allow peak inductor currents to exceed 1.5 A in steady state at maximum load. Due to tolerances, be sure to account for minimum possible inductance value, switching frequency and converter efficiency.
For inductor current operation in CCM and duty cycles above $50 \%$, the LT8365's internal slope compensation prevents sub-harmonic oscillations provided the inductor value exceeds a minimum value given by:

$$
L>\frac{V_{\mathbb{N}}}{\left(-5 \cdot D^{2}+10 \cdot D-1\right) \cdot\left(f_{\text {OSC }}\right)} \cdot \frac{(2 \cdot D-1)}{(1-D)}
$$

Lower L values are allowed if the inductor current operates in DCM or duty cycle operation is below $50 \%$.

## APPLICATIONS INFORMATION

Table 2. Inductor Manufacturers

| Sumida | $(847)$ 956-0666 | www.sumida.com |
| :---: | :---: | :---: |
| TDK | $(847) 803-6100$ | www.tdk.com |
| Murata | $(714) 852-2001$ | www.murata.com |
| Coilcraft | $(847) 639-6400$ | www.coilcraft.com |
| Wurth | $(605) 886-4385$ | www.we-online.com |

## BOOST CONVERTER: INPUT CAPACITOR SELECTION

Bypass the input of the LT8365 circuit with a ceramic capacitor of X7R or X5R type placed as close as possible to the $\mathrm{V}_{\mathbb{I N}}$ and $G N D$ pins. Y5V types have poor performance over temperature and applied voltage, and should not be used. A $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ ceramic capacitor is adequate to bypass the LT8365 and will easily handle the ripple current. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a low performance electrolytic capacitor.
A precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT8365. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT8365 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8365's voltage rating. This situation is easily avoided (see Application Note 88).

## BOOST CONVERTER: OUTPUT CAPACITOR SELECTION

Low ESR (equivalent series resistance) capacitors should be used at the outputto minimize the output ripple voltage. Multilayer ceramic capacitors are an excellent choice, as they are small and have extremely low ESR. Use X5R or X7R types. This choice will provide low output ripple and good transient response. A 4.7 F F to $47 \mu \mathrm{~F}$ output capacitor is sufficient for most applications, but systems with very low output currents may need only a $1 \mu \mathrm{~F}$ or $2.2 \mu \mathrm{~F}$ output capacitor. Solid tantalum or OS-CON capacitor can be used, but they will occupy more board area than a ceramic and will have a higher ESR. Always use a capacitor with a sufficient voltage rating. For High-Voltage DCM applications, smaller output capacitor values may be sufficient.


8365 F04
Figure 4. The Output Ripple Waveform of a Boost Converter
Contributions of ESR (equivalent series resistance), ESL (equivalent series inductance) and the bulk capacitance must be considered when choosing the correct output capacitors for a given output ripple voltage. The effect of these three parameters (ESR, ESL and bulkC) on the output voltage ripple waveform for a typical boost converter is illustrated in Figure 4.

The choice of component(s) begins with the maximum acceptable ripple voltage (expressed as a percentage of the output voltage), and how this ripple should be divided between the ESR step $\Delta V_{\text {ESR }}$ and the charging/discharging $\Delta V_{\text {Cout. }}$. For the purpose of simplicity, we will choose $2 \%$ for the maximum output ripple, to be divided equally between $\Delta V_{\text {ESR }}$ and $\Delta V_{\text {COUT }}$. This percentage ripple will change, depending on the requirements of the application, and the following equations can easily be modified. For a $1 \%$ contribution to the total ripple voltage, the ESR of the output capacitor can be determined using the following equation:

$$
E_{\text {ESR }}^{\text {cout }} \text { } \leq \frac{0.01 \cdot V_{\text {OUT }}}{I_{\text {D(PEAK })}}
$$

For the bulk C component, which also contributes $1 \%$ to the total ripple:

$$
\mathrm{C}_{\text {OUT }} \geq \frac{\mathrm{I}_{\mathrm{O}(\mathrm{MAX})}}{0.01 \cdot \mathrm{~V}_{\text {OUT }} \cdot \mathrm{f}_{\mathrm{OSC}}}
$$

The output capacitor in a boost regulator experiences high RMS ripple currents, as shown in Figure 4. The RMS ripple current rating of the output capacitor can be determined using the following equation:

$$
I_{\text {RMS(COUT })} \geq I_{O(M A X)} \cdot \sqrt{\frac{\mathrm{D}_{\text {MAX }}}{1-\mathrm{D}_{\text {MAX }}}}
$$

## APPLICATIONS INFORMATION

Multiple capacitors are often paralleled to meet ESR requirements. Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering and has the required RMS current rating. Additional ceramic capacitors in parallel are commonly used to reduce the effect of parasitic inductance in the output capacitor, which reduces high frequency switching noise on the converter output.

## CERAMIC CAPACITORS

Ceramic capacitors are small, robust and have very low ESR. However, ceramic capacitors can cause problems when used with the LT8365 due to their piezoelectric nature. When in Burst Mode operation, the LT8365's switching frequency depends on the load current, and at very light loads the LT8365 can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT8365 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear. If this is unacceptable, use a high performance tantalum or electrolytic capacitor at the output. Low noise ceramic

Table 3. Ceramic Capacitor Manufacturers

| Taiyo Yuden | (408) 573-4150 | www.t-yuden.com |
| :---: | :---: | :---: |
| AVX | $(803) 448-9411$ | www.avxcorp.com |
| Murata | $(714) 852-2001$ | www.murata.com |

## BOOST CONVERTER: DIODE SELECTION

A Schottky diode is recommended for use with the LT8365. Low leakage Schottky diodes are necessary when low quiescent current is desired at low loads. The diode leakage appears as an equivalent load at the output and should be minimized. Choose Schottky diodes with sufficient reverse voltage ratings for the target applications.

Table 4. Recommended Schottky Diodes

|  | AVERAGE <br> FORWARD <br> CURRENT <br> $(\mathbf{A})$ | REVERSE <br> VOLTAGE <br> $(\boldsymbol{V})$ | REVERSE <br> CURRENT <br> $(\mu A)$ | MANUFACTURER |
| :---: | :---: | :---: | :---: | :---: |
| DFLS1150 | 1 | 150 | 2 | Diodes, Inc. |
| RB068L150TE25 | 2 | 150 | 3 | ROHM |
| DFLS2100 | 2 | 100 | 1 | Diodes, Inc. | capacitors are also available.



Figure 5. Suggested Boost Converter Layout

## APPLICATIONS INFORMATION

## BOOST CONVERTER: LAYOUT HINTS

The high speed operation of the LT8365 demands careful attention to board layout. Careless layout will result in performance degradation. Figure 5 shows the recommended component placement for a boost converter. Note the vias under the exposed pad. These should connect to a local ground plane for better thermal performance.

## SEPIC CONVERTER APPLICATIONS

The LT8365 can be configured as a SEPIC (single-ended primary inductance converter), as shown in Figure 6. This topology allows for the input to be higher, equal, or lower than the desired output voltage. The conversion ratio as a function of duty cycle is:

$$
\frac{V_{\text {OUT }}+V_{D}}{V_{\text {IN }}}=\frac{D}{1-D}
$$

in continuous conduction mode (CCM).


Figure 6. LT8365 Configured in a SEPIC Topology
In a SEPIC converter, no DC path exists between the input and output. This is an advantage over the boost converter for applications requiring the output to be disconnected from the input source when the circuit is in shutdown.

## SEPIC Converter: Switch Duty Cycle and Frequency

For a SEPIC converter operating in CCM, the duty cycle of the main switch can be calculated based on the output voltage ( $\mathrm{V}_{\text {OUT }}$ ), the input voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) and the diode forward voltage $\left(V_{D}\right)$.

The maximum duty cycle ( $\mathrm{D}_{\mathrm{MAX}}$ ) occurs when the converter operates at the minimum input voltage:

$$
D_{\text {MAX }}=\frac{V_{\text {OUT }}+V_{D}}{V_{\text {IN(MIN })}+V_{\text {OUT }}+V_{D}}
$$

Conversely, the minimum duty cycle ( $\mathrm{D}_{\text {MII }}$ ) occurs when the converter operates at the maximum input voltage:

$$
D_{\text {MIN }}=\frac{V_{\text {OUT }}+V_{D}}{V_{\text {IN(MAX })}+V_{\text {OUT }}+V_{D}}
$$

Be sure to check that $\mathrm{D}_{\text {max }}$ and $\mathrm{D}_{\text {min }}$ obey:

$$
\begin{aligned}
& \mathrm{D}_{\text {MAX }}<1-\text { Minimum Off-Time }_{(\text {MAX })} \bullet \mathrm{f}_{\text {OSC(MAX })} \\
& \quad \text { and } \\
& \mathrm{D}_{\text {MIN }}>\text { Minimum On-Time }_{(\text {MAX })} \bullet \mathrm{f}_{\mathrm{OSC}(\text { MAX })}
\end{aligned}
$$

where Minimum Off-Time, Minimum On-Time and fosc are specified in the Electrical Characteristics table.

## SEPIC Converter: The Maximum Output Current Capability and Inductor Selection

As shown in Figure 6, the SEPIC converter contains two inductors: L1 and L2. L1 and L2 can be independent, but can also be wound on the same core, since identical voltages are applied to L1 and L2 throughout the switching cycle.

For the SEPIC topology, the current through L1 is the converter input current. Based on the fact that, ideally, the output power is equal to the input power, the maximum average inductor currents of L1 and L2 are:

$$
\begin{aligned}
& I_{\mathrm{L}(\mathrm{MAX})(\mathrm{AVG})}=\mathrm{I}_{\mathrm{IN(MAX)(AVG)}}=I_{O(M A X)} \cdot \frac{\mathrm{D}_{\mathrm{MAX}}}{1-\mathrm{D}_{\mathrm{MAX}}} \\
& \mathrm{I}_{\mathrm{L} 2(\mathrm{MAX})(\mathrm{AVG})}=\mathrm{I}_{\mathrm{O}(\mathrm{MAX})}
\end{aligned}
$$

In a SEPIC converter, the switch current is equal to $\mathrm{I}_{\mathrm{L} 1}+$ ${ }_{\mathrm{L} 2}$ when the power switch is on, therefore, the maximum average switch current is defined as:

$$
\begin{aligned}
& I_{S W(M A X)(A V G)}=I_{L 1(M A X)(A V G)}+I_{L 2(M A X)(A V G)} \\
& =I_{0(M A X)} \cdot \frac{1}{1-D_{M A X}}
\end{aligned}
$$

## APPLICATIONS INFORMATION

and the peak switch current is:

$$
\mathrm{I}_{\mathrm{SW}(\mathrm{PEAK})}=\left(1+\frac{\chi}{2}\right) \cdot \mathrm{I}_{\mathrm{O}(\mathrm{MAX})} \cdot \frac{1}{1-\mathrm{D}_{\mathrm{MAX}}}
$$

The variable $\chi$ in the preceding equations represents the percentage peak-to-peak ripple current in the switch, relative to $I_{S W(M A X)(A V G)}$, as shown in Figure 7. Then, the switch ripple current $\Delta l_{\text {SW }}$ can be calculated by:

$$
\Delta I_{S W}=\chi \cdot I_{S W(M A X)(A V G)}
$$

The inductor ripple currents $\Delta L_{\mathrm{L} 1}$ and $\Delta \mathrm{L}_{\mathrm{L} 2}$ are identical:

$$
\Delta \mathrm{I}_{\mathrm{L} 1}=\Delta \mathrm{I}_{\mathrm{L} 2}=0.5 \cdot \Delta \mathrm{I}_{\mathrm{SW}}
$$



Figure 7. The Switch Current Waveform of the SEPIC Converter
The inductor ripple current has a direct effect on the choice of the inductor value. Choosing smaller values of $\Delta l_{\mathrm{L}}$ requires large inductances and reduces the current loop gain (the converter will approach voltage mode). Accepting larger values of $\Delta \mathrm{I}_{\mathrm{L}}$ allows the use of low inductances, but results in higher input current ripple and greater core losses. It is recommended that $\chi$ falls in the range of 0.5 to 0.8 .
Due to the current limit of its internal power switch, the LT8365 should be used in a SEPIC converter whose maximum output current ( $\left.l_{0(M A X)}\right)$ is:

$$
\mathrm{I}_{0(\mathrm{MAX})}<\left(1-\mathrm{D}_{\mathrm{MAX}}\right) \cdot\left(1.5 \mathrm{~A}-0.5 \cdot \Delta \mathrm{I}_{\mathrm{SW}}\right) \cdot \eta
$$

where $\eta(<1.0)$ is the converter efficiency. Minimum possible inductor value and switching frequency should also be considered since they will increase inductor ripple current $\Delta_{\text {SW }}$.

Given an operating input voltage range, and having chosen ripple current in the inductor, the inductor value (L1 and L2 are independent) of the SEPIC converter can be determined using the following equation:

$$
\mathrm{L} 1=\mathrm{L} 2=\frac{\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}}{0.5 \cdot \Delta \mathrm{I}_{\mathrm{SW}} \cdot \mathrm{f}_{\mathrm{OSC}}} \cdot \mathrm{D}_{\mathrm{MAX}}
$$

For most SEPIC applications, the equal inductor values will fall in the range of $2.2 \mu \mathrm{H}$ to $100 \mu \mathrm{H}$.

By making $\mathrm{L} 1=\mathrm{L} 2$, and winding them on the same core, the value of inductance in the preceding equation is replaced by 2 L , due to mutual inductance:

$$
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}}{\Delta \mathrm{I}_{\mathrm{SW}} \cdot \mathrm{f}_{\mathrm{OSC}}} \cdot \mathrm{D}_{\mathrm{MAX}}
$$

This maintains the same ripple current and energy storage in the inductors. The peak inductor currents are:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{L}(\text { PEAK })}=\mathrm{I}_{\mathrm{L} 1(\mathrm{MAX})}+0.5 \cdot \Delta \mathrm{I}_{\mathrm{L} 1} \\
& \mathrm{I}_{\mathrm{L}(\mathrm{PEAK})}=\mathrm{I}_{\mathrm{L} 2(\mathrm{MAX})}+0.5 \cdot \Delta \mathrm{I}_{\mathrm{L} 2}
\end{aligned}
$$

The maximum RMS inductor currents are approximately equal to the maximum average inductor currents.
Based on the preceding equations, the user should choose the inductors having sufficient saturation and RMS current ratings.

Similar to Boost converters, the SEPIC converteralso needs slope compensation to prevent subharmonic oscillations while operating in CCM. The equation presented in the Boost Converter section defines the minimum inductance value to avoid sub-harmonic oscillations when coupled inductors are used. For uncoupled inductors, the minimum inductance requirement is doubled.

## SEPIC Converter: Output Diode Selection

To maximize efficiency, a fast switching diode with a low forward drop and low reverse leakage is desirable. The average forward current in normal operation is equal to the output current.

## APPLICATIONS IIFORMATION

It is recommended that the peak repetitive reverse voltage rating $\mathrm{V}_{\text {RRM }}$ is higher than $\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\operatorname{IN}(\operatorname{MAX})}$ by a safety margin (a 10 V safety margin is usually sufficient).
The power dissipated by the diode is:

$$
P_{D}=I_{O(M A X)} \cdot V_{D}
$$

where $V_{D}$ is diode's forward voltage drop, and the diode junction temperature is:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\mathrm{P}_{\mathrm{D}} \cdot \mathrm{R}_{\theta \mathrm{JA}}
$$

The $R_{\theta J A}$ used in this equation normally includes the $R_{\theta J C}$ for the device, plus the thermal resistance from the board, to the ambient temperature in the enclosure. $T_{J}$ must not exceed the diode maximum junction temperature rating.

## SEPIC Converter: Output and Input Capacitor Selection

The selections of the output and input capacitors of the SEPIC converter are similar to those of the boost converter.

## SEPIC Converter: Selecting the DC Coupling Capacitor

The $D C$ voltage rating of the $D C$ coupling capacitor $\left(C_{D C}\right.$, as shown in Figure 6) should be larger than the maximum input voltage:

$$
V_{C D C}>V_{I N(M A X)}
$$

$\mathrm{C}_{D C}$ has nearly a rectangular current waveform. During the switch off-time, the current through $\mathrm{C}_{\mathrm{DC}}$ is $\mathrm{I}_{\mathbb{N}}$, while approximately $-\mathrm{I}_{0}$ flows during the on-time. The RMS rating of the coupling capacitor is determined by the following equation:

$$
\mathrm{I}_{\mathrm{RMS}(\mathrm{CDC})}>\mathrm{I}_{0(\mathrm{MAX})} \cdot \sqrt{\frac{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{D}}{\mathrm{~V}_{\mathrm{IN}(\mathrm{MIN})}}}
$$

A low ESR and ESL, X5R or X7R ceramic capacitor works well for $\mathrm{C}_{\mathrm{DC}}$.

## INVERTING CONVERTER APPLICATIONS

The LT8365 can be configured as a dual-inductor inverting topology, as shown in Figure 8. The $\mathrm{V}_{\text {OUT }}$ to $\mathrm{V}_{\text {IN }}$ ratio is:

$$
\frac{\left|V_{\text {OUT }}\right|+V_{D}}{V_{I N}}=\frac{D}{1-D}
$$

in continuous conduction mode (CCM).


Figure 8. A Simplified Inverting Converter

## Inverting Converter: Switch Duty Cycle and Frequency

For an inverting converter operating in CCM, the duty cycle of the main switch can be calculated based on the negative output voltage ( $\mathrm{V}_{\text {OUT }}$ ) and the input voltage $\left(\mathrm{V}_{\text {IN }}\right)$. The maximum duty cycle ( $\mathrm{D}_{\mathrm{MAX}}$ ) occurs when the converter has the minimum input voltage:

$$
D_{\text {MAX }}=\frac{\left|V_{\text {OUT }}\right|+V_{D}}{\left|V_{\text {OUT }}\right|+V_{D}+V_{\text {IN(MIN })}}
$$

Conversely, the minimum duty cycle ( $\mathrm{D}_{\text {MIN }}$ ) occurs when the converter operates at the maximum input voltage :

$$
D_{\mathrm{MIN}}=\frac{\left|V_{\text {OUT }}\right|+V_{D}}{\left|V_{\text {OUT }}\right|+V_{D}+V_{\text {IN(MAX }}}
$$

Be sure to check that $D_{\text {MAX }}$ and $D_{\text {MIN }}$ obey :
$\mathrm{D}_{\text {MAX }}<1$ - Minimum Off-Time ${ }_{(\text {MAX })} \cdot \mathrm{f}_{\mathrm{OSC}(\mathrm{MAX})}$ and

$$
\mathrm{D}_{\text {MII }}>\text { Minimum On-Time }_{(\text {MAX })} \bullet \mathrm{f}_{\text {OSC(MAX })}
$$

where Minimum Off-Time, Minimum On-Time and fosc are specified in the Electrical Characteristics table.

## Inverting Converter: Inductor, Output Diode and Input Capacitor Selections

The selections of the inductor, output diode and input capacitor of an inverting converter are similar to those of the SEPIC converter. Please refer to the corresponding SEPIC Converter sections.

## APPLICATIONS INFORMATION

## Inverting Converter: Output Capacitor Selection

The inverting converter requires much smaller output capacitors than those of the boost, flyback and SEPIC converters for similar output ripples. This is due to the fact that, in the inverting converter, the inductor L2 is in series with the output, and the ripple current flowing through the outputcapacitors are continuous. The output ripple voltage is produced by the ripple current of L 2 flowing through the ESR and bulk capacitance of the output capacitor:

$$
\Delta \mathrm{V}_{\mathrm{OUT}(\mathrm{P}-\mathrm{P})}=\Delta \mathrm{L}_{\mathrm{L} 2} \cdot\left(\mathrm{ESR}_{\mathrm{COUT}}+\frac{1}{8 \bullet \mathrm{f}_{\mathrm{OSC}} \bullet \mathrm{C}_{\mathrm{OUT}}}\right)
$$

After specifying the maximum output ripple, the user can select the output capacitors according to the preceding equation.

The ESR can be minimized by using high quality X5R or X7R dielectric ceramic capacitors. In many applications, ceramic capacitors are sufficient to limit the output voltage ripple.

The RMS ripple current rating of the output capacitor needs to be greater than:

$$
\mathrm{I}_{\mathrm{RMS}(\mathrm{COUT})}>0.3 \cdot \Delta \mathrm{I}_{\mathrm{L} 2}
$$

## Inverting Converter: Selecting the DC Coupling Capacitor

The $D C$ voltage rating of the $D C$ coupling capacitor $\left(C_{D C}\right.$, as shown in Figure 8) should be larger than the maximum input voltage minus the output voltage (negative voltage):

$$
V_{C D C}>V_{I N(M A X)}+\left|V_{O U T}\right|
$$

$C_{D C}$ has nearly a rectangular current waveform. During the switch off-time, the current through $\mathrm{C}_{D C}$ is $\mathrm{I}_{\mathrm{IN}}$, while approximately $-I_{0}$ flows during the on-time. The RMS rating of the coupling capacitor is determined by the following equation:

$$
I_{\operatorname{RMS}(C D C)}>I_{0(M A X)} \bullet \sqrt{\frac{D_{\operatorname{MAX}}}{1-D_{M A X}}}
$$

A low ESR and ESL, X5R or X7R ceramic capacitor works well for $\mathrm{C}_{\mathrm{DC}}$.

## TYPICAL APPLICATIONS

## 400kHz, 9V to 30V Input, -250V Output Inverting Converter



Efficiency


## TYPICAL APPLICATIONS

400kHz, 9V to 30V Input, -125V Output Inverting Converter


D1, D2: DIODES INC. DFLS1150
L1: WURTH ELEKTRONIK WE-PD 74437324100
C6: 12062C104KAT2A
C5, C7: CGJ5L3X7T2D224K160AA

## 400kHz, 9V to 30V Input, 250V Output Boost Converter



D1, D2, D3: DIODES INC. DFLS1150
L1: WURTH ELEKTRONIK WE-PD 74437324100
C7: 12062C104KAT2A
C5, C6: CGJ5L3X7T2D224K160AA

## LT8365

## TYPICAL APPLICATIONS

400kHz, 9V to 30V Input, 125V Output Boost Converter


D1: DIODES INC. DFLS1150
L1: WURTH ELEKTRONIK WE-PD 74437324100
C5: CGJ5L3X7T2D224K160AA
$400 \mathrm{kHz}, 4.5 \mathrm{~V}$ to 60 V Input, 48 V Output SEPIC Converter


## TYPICAL APPLICATIONS

400kHz, 9V to 30V Input, 420V Output Boost Converter


400kHz, 9V to 30V Input, -420V Output Boost Converter


## LT8365

TYPICAL APPLICATIONS
400kHz, 10V to 30V Input, 210V/160V/110V Selectable, Low Output Ripple, HV Supply


TYPICAL APPLICATIONS
$400 \mathrm{kHz}, 10 \mathrm{~V}$ to 30 V Input, $-210 \mathrm{~V} /-110 \mathrm{~V}$ Selectable, Low Output Ripple, HV Supply


## LT8365

## TYPICAL APPLICATIONS

Low $\mathrm{I}_{\mathrm{Q}}$, Low EMI, 400kHz, -250V Output Inverting Converter with SSFM



Radiated EMI Performance (CISPR25 Class 5 Peak)


Conducted EMI Performance (CISPR25 Class 5 Average)


Radiated EMI Performance (CISPR25 Class 5 Average)


## TYPICAL APPLICATIONS

Low $I_{0}$, Low EMI, 400kHz, 250V Output Boost Converter with SSFM



Radiated EMI Performance (CISPR25 Class 5 Peak)


Conducted EMI Performance (CISPR25 Class 5 Average)


Radiated EMI Performance (CISPR25 Class 5 Average)


12 V INPUT TO 250V OUTPUT AT $10 \mathrm{~mA}, \mathrm{f}$ Sw $=400 \mathrm{kHz}$, SSFM ON $\quad{ }^{\text {8365 TAl3e }}$

MSE Package
Variation: MSE16 (12)
16-Lead Plastic MSOP with 4 Pins Removed
Exposed Die Pad
(Reference LTC DWG \# 05-08-1871 Rev D)


## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $09 / 21$ | Updated to AEC-Q100 Qualified for Automotive Applications. | 1 |

## LT8365

## TYPICAL APPLICATION

400kHz, 3V to 6V Input, 250V Output Boost Converter


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT8300 | 100V ${ }_{\text {IN }}$ Micropower Isolated Flyback Converter with 150V/260mA Switch | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}$ to 100 V , Low $\mathrm{I}_{\mathrm{Q}}$ Monolithic No-Opto Flyback, 5-Lead TSOT-23 |
| LT8330 | 60V, 1A, Low $\mathrm{I}_{\mathrm{Q}}$ Boost/SEPIC/Inverting 2MHz Converter | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=60 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=6 \mu \mathrm{~A}$ (Burst Mode Operation), 6 -Lead TSOT-23, $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN Packages |
| LT8331 | Low $\mathrm{I}_{0}$ Boost/SEPIC/Flyback/Inverting Converter with 140V/0.5A Switch | $V_{\text {IN }}=4.5 \mathrm{~V}$ to $100 \mathrm{~V}, \mathrm{~V}_{\text {OUt(MAX) }}=140 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=6 \mu \mathrm{~A}$ (Burst Mode Operation), MSOP-16(12)E |
| LT8361 | 100V, 2A, Low I ${ }_{\text {B }}$ Boost/SEPIC/Inverting Converter | $\mathrm{V}_{\mathrm{IN}}=2.8 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=100 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=9 \mu \mathrm{~A}$ (Burst Mode Operation), MSOP-16(12)E |
| LT8362 | 60V, 2A, Low $\mathrm{I}_{Q}$ Boost/SEPIC/Inverting Converter | $\mathrm{V}_{\mathrm{IN}}=2.8 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUt (MAX) }}=60 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=9 \mu \mathrm{~A}$ (Burst Mode Operation), MSOP-16(12)E, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10 Packages |
| LT8364 | 60V, 4A, Low IQ Boost/SEPIC/Inverting Converter | $\mathrm{V}_{\text {IN }}=2.8 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=60 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=9 \mu \mathrm{~A}$ (Burst Mode Operation), MSOP-16(12)E, $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-12 Packages |
| LT8494 | 70V, 2A Boost/SEPIC 1.5MHz High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\mathrm{IN}}=1 \mathrm{~V}$ to $60 \mathrm{~V}\left(2.5 \mathrm{~V}\right.$ to 32 V Start-Up), $\mathrm{V}_{\text {OUt }}(\mathrm{MAX})=70 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=3 \mu \mathrm{~A}$ (Burst Mode Operation), $\mathrm{I}_{\mathrm{SD}}=<1 \mu \mathrm{~A}, 20$-Lead TSSOP |
| LT8580 | 1A (Isw), 65V, 1.5MHz, High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\text {IN }}: 2.55 \mathrm{~V} \text { to } 40 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=65 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.2 \mathrm{~mA}, I_{\mathrm{SD}}=<1 \mu \mathrm{~A} \text {, }$ $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-8, MSOP-8E |
| LT3958 | 80V, 3.3A Boost/SEPIC/Inverting Flyback Converter | $\begin{aligned} & V_{\text {IIN: }}: 5 \mathrm{~V} \text { to } 80 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=83 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.6 \mathrm{~mA}, 5 \mathrm{~mm} \times 6 \mathrm{~mm} \text { QFN- } 36 \\ & \text { Package } \end{aligned}$ |

