
14-Bit 250Msps ADC Family with JESD204B Serial Interface



5Gbps Single Lane or Two Lane 2.5Gbps JESD204B Compliant Serial Outputs

The LTC2123 is a family of dual, 14-bit 170Msps and 250Msps, high IF sampling ADCs that utilize a JESD204B compliant interface for easy interfacing to FPGA SerDes ports. Each ADC output can be digitized into a single lane with up to 5Gbps (20-bit encoding at 250Msps), or split into two lanes for data transfer at a slower 2.5Gbps. The LTC2122 allows routing the outputs of the two ADCs onto a single 6Gbps lane if sampling at 150Msps or below. High I/F undersampling performance is made possible by the easy to drive 1.25GHz input S/H circuit.

Features

- 5Gbps JESD204B Serial Interface
- 70dB SNR, 90dB SFDR
- Single 1.8V Supply
- Easy to Drive 1.5V_{P-P} Input Range
- 1.25GHz Full Power Bandwidth S/H
- Optional Clock Duty Stabilizer
- Divide-by-Two Clock Circuit
- Low Power Sleep and Nap Modes
- Serial SPI Port for Configuration
- 48-Pin (7mm × 7mm) QFN Package

LTC2123 ADC Family

