

# LTC4015 ERRATA

The errata below describes conditions that may cause an LTC<sup>®</sup>4015 to operate differently than expected or described in the data sheet.

# **ERRATA SUMMARY**

ERRATA NUMBER	DESCRIPTION	PAGE
1	Device Resets, Losing Settings and Data	1

# ERRATA #1: DEVICE MAY RESET

The device may reset itself resulting in loss of data and configuration settings. This can only occur in one specific use case detailed below. All other operating states are immune to this issue.

# **Conditions:**

All of the following conditions must be present at the same time to expose this problem:

1. Battery Only Operation: V<sub>IN</sub> < V<sub>BAT</sub>;

# AND

 Telemetry is not on. (Default setting in battery only – non-charging, force\_meas\_sys\_on = 0, sub-address 0x14, bit 4);

AND

3. I<sup>2</sup>C communications with idle time longer than 20ms;

# AND

 I<sup>2</sup>C port programmed (e.g., charger settings or alerts have been configured or coulomb counter has been enabled). If the I<sup>2</sup>C port is not programmed, this error has no impact.

Even with the above conditions, the issue only presents infrequently. All other use cases are immune to the issue.

#### Impact:

The device can reset itself, returning all registers to factory defaults. If this type of self-reset occurs, it will be indicated by the single bit flag at register 0x39, bit 12.

# **Root Cause:**

An internal timing conflict exposed after watchdog timeout.

#### Workarounds:

Two workarounds are possible. These workarounds will wake the logic system before the watchdog can time out.

- 1. Use continuous I<sup>2</sup>C polling and ensure a polling rate greater than 50Hz.
- Force the telemetry system on using the force\_meas\_ sys\_on bit at register 0x14, bit 4. This will result in increased battery-only mode quiescent current by 2mA – 3mA.

# **DEVICE FIX PLANNED:**

The internal timing conflict will be corrected. A PCN will be issued as soon as revised devices are available to sample, which is expected within Q1, CY 2017.

# UPDATE:

The internal timing conflict has been corrected. Revised silicon available starting Q2 CY 2017, with top mark date codes 1716 and higher.

 $\mathcal{L}$ , LT, LTC, LTM, Linear Technology, and the Linear logo are registered trademarks of Analog Devices, Inc. All other trademarks are the property of their respective owners.

# **REVISION HISTORY** (Revision history begins at Rev B)

REV	DATE	DESCRIPTION	PAGE NUMBER
В	08/17	Added Date Code cutoff	1



er4015fb