

Power over Ethernet Consortium Clause # 33 PSE Conformance Test Suite v 1.8 Report

UNH-IOL — 121 Technology Drive, Suite 2 — Durham, NH 03824 — (603) 862-0090 Consortium Manager: Gerard Nadeau — <u>grn@iol.unh.edu</u> — (603) 862-0116

Dilian Reyes Linear Technology 1630 McCarthy Blvd Milpitas, CA 95035 October 18, 2005 Report Rev. 2.0

Enclosed are the results from the Clause # 33 PSE Conformance testing performed on:

Device Under Test (DUT): Port Tested: Hardware Version: DUT PHY Chip: Power Chipset: LTC4259ACGW DC837B Port 1 Not Available Not Available LTC4259ACGW DC837B

The test suite referenced in this report is available at the UNH-IOL website:

ftp://ftp.iol.unh.edu/pub/ethernet/test_suites/CL33_PSE/PSE_Test_Suite_v1.8.pdf

During Clause 33 conformance testing, no issues were uncovered.

Review Completed 10/18/2005

David Schwarzenberg <u>dws2@iol.unh.edu</u>

Testing Completed 10/19/2005

Zachary Clifton zclifton@iol.unh.edu

Digital Signature Information

This document was created using an Adobe digital signature. A digital signature helps to ensure the authenticity of the document, but only in this digital format. For information on how to verify this document's integrity proceed to the following site:

http://www.iol.unh.edu/certifyDoc

If the document status still indicates "Validity of author NOT confirmed", then please contact the UNH-IOL to confirm the document's authenticity. To further validate the certificate integrity, Adobe 6.0 should report the following fingerprint information:

MD5 Fingerprint: DB27 087D 94C8 CB63 7679 50E1 2239 C564 SHA-1 Fingerprint: 5411 C271 9458 ECB2 F401 E0C9 0026 25C3 98D3 E8FE

Result Key

The following table contains possible results and their meanings:

Result	Interpretation
PASS	The Device Under Test (DUT) was observed to exhibit conformant behavior.
PASS with	The DUT was observed to exhibit conformant behavior however an additional explanation of the
Comments	situation is included, such as due to time limitations only a portion of the testing was performed.
FAIL	The DUT was observed to exhibit non-conformant behavior.
Warning	The DUT was observed to exhibit behavior that is not recommended.
Informative	Results are for informative purposes only and are not judged on a pass of fail basis.
Refer to	From the observations, a valid pass or fail could not be determined. An additional explanation of
Comments	the situation is included.
Not Applicable	The DUT does not support the technology required to perform these tests.
Not Available	Due to testing station or time limitations, the tests could not be performed.
Borderline	The observed values of the specified parameters are valid at one extreme, and invalid at the other.
Not Tested	Not tested due to the time constraints of the test period.

Test Setup

Testing Equipment	
Real-time DSO	TEKTRONIX, TDS 3014
Current Probe and Amplifier	TEKTRONIX, TPS305 and TPSA300
Digital Multimeter	HEWLETT-PACKARD, 34401A
Digital Power Supply	AGILENT TECHNOLOGIES, E3641A
UNH-IOL Developed Test Board	PoE Test Board Version 1.0

Basic Testing Configuration

The basic testing configuration is defined in the UNH Interoperability Laboratory PSE Parametric Test Suite v1.8

GROUP 1: PARAMETRIC TESTING

Test # and Label	Part(s)	Result(s)
33.1.1 - Open Circuit Voltage	a	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the open circuit voltage at the PI of the PSE during detection mode is below the conformance limits.

a. The open circuit voltage (V_{oc}) should not exceed 30 Volts.

Comments on Test Results

a. Open Circuit Voltage = 15.2 V

Test # and Label	Part(s)	Result(s)
33.1.2 - Detection Circuit	a	PASS
Expected Results and Procedural Comments		
 Purpose: To verify the Thevenin equivalent detection circuit of the F a. The DUT loaded circuit voltage should be less than half the open the open circuit voltage should not exceed 30V. 		ect current into $V_{detect+}$.
Comments on Test Results		
 Open circuit voltage = 15.2 V The DUT was observed to reject current into Vdetect+ por 	t. This is compliant wit	

Test # and Label	Part(s)	Result(s)
33.1.3 - BackDrive Current	a	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the detection circuit of the PSE can withstand maximum backdrive current over the range of V_{Port} .

a. The DUT should not be affected by backdrive current

Comments on Test Results

a. The DUT was observed to properly ignore the backdrive current.

Test # and Label	Part(s)	Result(s)
33.1.4 – Detector Circuit Output Current	a	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the short circuit output current of the PSE during PD detection is within the conformance limits.

a. The output short circuit current should not exceed 5 mA.

Comments on Test Results

a. The observed short circuit output current was 0.34 mA.

Test # and Label	Part(s)	Result (s)
33.1.5 – Detector Circuit Output Voltage	a	PASS
- 0	b	PASS
	с	PASS
Expected Results and Procedural Comments		
 The loaded circuit voltage should be between 2.8 and 10V. The voltage difference between any consecutive detection prob 	be voltages should be at	loost 1V
c. The slew rate of the probe voltages should be no greater than 0	0	icast I v.
	0	
c. The slew rate of the probe voltages should be no greater than 0	0	

Test # and Label	Part(s)	Result(s)
33.1.6 – PD Detection Timing	a	PASS
	b	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the PSE probes its PI with valid detection pulses and completes an entire detection sequence within the proper time period.

- a. The total pulse width of the detection pulse should not be greater than 500ms.
- b. The detection probe voltages should have a duration of at least 2 ms.

Comments on Test Results

- a. Probe Voltage1 pulse width = 94 ms Probe Voltage2 pulse width = 90 ms
- b. Duration of the detection probe voltages > 2 ms

Please refer to the figures appended to the report.

Test # and Label	Part(s)	Result(s)
33.1.7 – Turn On Rise Time	a	PASS
Expected Results and Procedural Comments		

Purpose: To verify that when the PSE turns on power, the response times of the PSE are within the conformance limits.

a. The measured slew rate should not exceed $3.04V/\mu s$.

Comments on Test Results

a. The observed slew rate was 1.35 V/ μ s

Please refer to the figures appended to the report.

Test # and Label	Part(s)	Result(s)
33.1.8 – PD Signature Detection Limits	а	PASS
	b	PASS
	с	PASS
	d	PASS
xpected Results and Procedural Comments		
urpose: To verify that the DUT will properly detect a PD's Sig	snature impedance.	
 The minimum accepted input resistance should be between The maximum accepted input resistance should be between 		
1 1	126.5 k Ω and 33 k Ω .	

Comments on Test Results

a. $16.4 \text{ k}\Omega \leq R_{accept(min)} \leq 16.5 \text{ k}\Omega$

- b. $29.7 \text{ k}\Omega \leq R_{accept(max)} \leq 29.8 \text{ k}\Omega$
- c. The DUT was observed to accept capacitances less than 150nF.
- d. The DUT was observed to reject improper capacitances above 10µF.

Test # and Label	Part(s)	Result (s)
33.1.9 – PD Classification	a	PASS
	b	PASS
	с	PASS
	d	PASS

Purpose: To verify that a DUT supporting Classification properly performs PD class detection.

- a. During classification the PSE should supply a voltage between 15.5 and 20.5 V.
- b. The DUT should accurately classify the PD.
- c. The DUT should classify the PD as Class 0 if the current drawn is equal to or greater than 51mA.
- d. The DUT should not supply a current greater than 100 mA.

Comments on Test Results

- a. $V_{Class} = 17.46 V$
- b. The DUT was observed to accurately classify the PD.
- c. The DUT was observed to accurately classify overload currents as Class 0.
- d. The DUT was observed to supply a maximum current of 58 mA.

Please refer to the figures appended to the report.

Test # and Label	Part(s)	Result (s)
33.1.10 – Classification Timing	a	PASS
Expected Results and Procedural Comments		

Purpose: To verify that a PSE capable of classifying a PD completes classification within the proper time period after successfully completing the detection of a PD.

a. The DUT should complete classification between 10ms and 75ms after PD detection.

Comments on Test Results

a. $T_{pdc} = 32ms$

Please refer to the figures appended to the report.

Test # and Label	Part(s)	Result (s)
33.1.11 - PD MPS Dropout Current Limits (I _{MIN} measurement)	а	PASS
	b	PASS
Expected Results and Procedural Comments		
Purpose: To verify that PSE correctly monitors the PD Maintain Power Si	gnature for DC	disconnect.

a. The DUT may remove power if the current drawn is between 5 mA and 10 mA $(I_{MIN2 (max)})$ for 400 ms.

b. The DUT must remove power if the current drawn is less than 5 mA (I_{MIN1 (max)}) for 400 ms.

Comments on Test Results

a. 8.0 mA $\leq I_{MIN2 (max)} \leq 8.1$ mA

b. The DUT removes power when current draw is less than 5mA.

est # and Label	Part(s)	Result(s)
.1.12 – Range of T_{MPDO} Timer	а	PASS
	b	PASS
spected Results and Procedural Comments	· · · ·	
To verify that PSE correctly monitors the PD Maintain $DC \ disconnect: 300 \text{ms} \le T_{\text{MPDO}} \le 400 \text{ms}$ $AC \ disconnect: 300 \text{ms} \le T_{\text{MPDO}} \le 400 \text{ms}$	rrower signature	
omments on Test Results		

b. AC disconnect: 330 ms \leq T_{MPDO} \leq 333 ms

Test # and Label	Part(s)	Result (s)
33.1.13 – Power Feed Ripple and Noise	a	Informative
	b	Informative
	с	Informative
	d	Informative
Expected Results and Procedural Comments		
Purpose: To verify that the power feeding ripple and noise are within the The peak-to-peak values of ripple and noise transmitted on the line by th to-pair, should not exceed:		
a. $0.5 V_{pp}$ between 0-500 Hz b. $0.2 V_{pp}$ between 500 Hz -150 kHz c. $0.15 V_{pp}$ between 150-500 kHz d. $0.1 V_{pp}$ between 500 kHz-1 MHz		
Comments on Test Results		
Comments on Test Results		
Total Ripple and Noise = $0.014 V_{pp}$ Note: This test is currently under development. Individual frequency rang	ge information is	not currently available.
Total Ripple and Noise = $0.014 V_{pp}$ Note: This test is currently under development. Individual frequency rang		
Total Ripple and Noise = $0.014 V_{pp}$ Note: This test is currently under development. Individual frequency rang Test # and Label	Part(s)	Result(s)
Total Ripple and Noise = $0.014 V_{pp}$ Note: This test is currently under development. Individual frequency rang	Part(s)	Result(s) Not Available
Total Ripple and Noise = $0.014 V_{pp}$ Note: This test is currently under development. Individual frequency rang Test # and Label	Part(s)	Result(s)
Total Ripple and Noise = 0.014 V _{pp} Note: This test is currently under development. Individual frequency rang Test # and Label 33.1.14 – Load Regulation	g power to the PI	Result(s) Not Available PASS
Total Ripple and Noise = 0.014 V _{pp} Note: This test is currently under development. Individual frequency rang Test # and Label 33.1.14 – Load Regulation Expected Results and Procedural Comments Purpose: To verify that the PSE performs load regulation while supplying a. Voltage transients should not exceed 3.5 V/µs.	g power to the PI	Result(s) Not Available PASS

Test # and Label	Part(s)	Result(s)
33.1.15 – Power Turn On Timing	a	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the DUT supplies power onto the link segment within the acceptable turn on time after it has successfully detected a PD.

a. The DUT should start supplying power within T_{pon} (400ms) after detection.

Comments on Test Results

a. $T_{pon} = 265 \text{ ms}$

Test # and Label	Part(s)	Result (s)
33.1.16 – Apply Power	a	PASS
	b	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the PSE applies power on the same pairs as those used for detection after completing a valid detection.

- a. The PSE should perform a valid detection sequence before powering the PD.
- b. The PSE should supply power on the same pairs as that it performed detection for the PD.

Comments on Test Results

- a. The DUT performed a valid detection sequence before supplying power onto the link segment.
- b. The DUT applied power on the same pairs as those it detected on.

Test # and Label	Part(s)	Result(s)
33.1.17 – Overload Current Detection Range	a	PASS
	b	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the PSE removes power if the Iport exceeds the specified limits.

- a. If the DUT supports classification, then the value of I_{CUT} should be between P_class/44 to 400mA, otherwise I_{CUT} is between 15.4/Vport and 400mA (inclusive).
- b. The voltage at the PI of the DUT should be between 44 to 57V (inclusive).

Comments on Test Results

- a. $I_{CUT} = 361 \text{ mA}$
- b. V_{Port} (min) = 47.3 V

Test # and Label	Part(s)	Result(s)
33.1.18 – Overload Time Limits	a	PASS
Expected Results and Procedural Comments		
Purpose: To verify that the PSE removes power if the Iport exceeds I_{CUT} for a. The overload time limit (T_{ovld}) should be between 50ms and 75ms (inclusion)	-	rload time interval.
Comments on Test Results		
a. $T_{ovld} = 60 \text{ ms}$		

Test # and Label	Part(s)	Result (s)
33.1.19 – Inrush Current	а	PASS
	b	Not Available
Expected Results and Procedural Comments		

Purpose To verify that the PSE will start removing power from the PI within T_{LIM} when it detects a short circuit condition.

- a. The inrush current at the PI of the DUT should be between 400 to 450mA (inclusive).
- b. The inrush current at the PI of the DUT should be at least 60mA.

Comments on Test Results

- a. $I_{INRUSH} = 430 \text{ mA}$
- b. This test is currently under development.

Test # and Label	Part(s)	Result(s)
33.1.20 – Short Circuit Time Limit	a	PASS
Expected Results and Procedural Comments		

Purpose To verify that when the PSE detects a short circuit condition it starts removing power from the PI within T_{LIM} and must be done removing power within the conformant time limit.

a. The short circuit time limit (T_{LIM}) should be between 50ms and 75ms (inclusive).

Comments on Test Results

a. $T_{\text{LIM}} = 56 \text{ ms}$

Test # and Label	Part(s)	Result(s)
33.1.21 – PD MPS Time for Validity	a	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the PSE waits for at least the minimum MPS validity time when it monitors the DC MPS component.

a. The DUT should not remove power from a PD that provides a valid DC MPS signature for at least T_{MPS} every $T_{MPS}+T_{MPDO}$.

Comments on Test Results

a. The DUT was observed to remain powering when a valid DC MPS signature was presented for at least T_{MPS} every $T_{MPS}+T_{MPDO}$.

Test # and Label	Part(s)	Result (s)
33.1.22 – AC MPS Signal Parameters	a	PASS
	b	PASS
	с	PASS
Expected Results and Procedural Comments		
 a. The PI probing AC voltage (V_open) should be between 1.9V to 10% of b. The AC probing signal frequency should not be greater than 500 Hz. c. The AC probing signal slew rate should not be greater than 0.1V/µs. 	Vport (V _{pp}).	
Comments on Test Results		
 a. V_open = 4.4 V b. AC probing signal frequency= 104 Hz c. Slew rate =0.0006 V/μs 		

Test # and Label	Part(s)	Result (s)
33.1.23 – AC Disconnect Detection Voltages	a	PASS
	b	PASS
Expected Results and Procedural Comments		
Purpose: To verify that the PI probing AC voltages during AC disconne	ct detection fal	l within the conformance

Purpose: To verify that the PI probing AC voltages during AC disconnect detection fall within the conformance limits.

- a. The AC ripple voltage (V_{CLOSE}) should be less than 0.5Vpp.
- b. The measured $V_{Port}(Vp)$ should not exceed 60V.

Comments on Test Results

- a. $V_{\text{CLOSE}} = 0.014 \text{ Vpp}$
- b. Vp= 51.6 V

Test # and Label	Part(s)	Result (s)
33.1.24 – AC MPS Signature	a	PASS
	b	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the PSE that implements AC MPS component correctly monitors the PD Maintain Power Signature.

- a. The DUT should supply power to the PD for signature impedance less than $27K\Omega$.
- b. The measured impedance (Z_{ac2}) should be between 27K Ω and 1980K Ω (inclusive).

Comments on Test Results

- a. The DUT remained powering for maintain power signatures less than $27k\Omega$.
- b. 290 k $\Omega \le Z_{ac2} \le 300 \text{ k}\Omega$

Test # and Label	Part(s)	Result (s)
33.1.25 – New Detection Cycle	a	PASS
Expected Results and Procedural Comments		

Purpose: To verify that if the PSE is unable to supply power within T_{pon} then, it initiates and successfully completes a new detection cycle before powering on.

a. The DUT should complete a full detection cycle before applying power onto the link segment.

Comments on Test Results

a. The DUT was observed to successfully complete a new detection cycle before applying power onto the link segment.

Test # and Label	Part(s)	Result(s)
33.1.26 – Alternative B Backoff Cycle	a	PASS
	b	PASS
Expected Results and Procedural Comments	· · · · · · · · · · · · · · · · · · ·	
Purpose: To verify that if a PSE implementing Alternative B fails to detect a will wait for the appropriate period of time before beginning a new detection that falls within the defined limits. a. The DUT should not apply a voltage greater than 2.8 V_{dc} to the PI. b. The value for T_{dbo} should be at least 2 sec.		
Comments on Test Results		
a. The DUT was observed to not apply a voltage greater than 2.8 V_{dc} to the b. The DUT was observed to wait for 2.7 seconds before resuming detection General Note: The DUT was wired for alternative A during testing of this for the provide the second	on.	

Test # and Label	Part(s)	Result (s)
33.1.27 – PSE Current Unbalance	а	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the current unbalance between the two conductors of the power pairs of the PSE over the current load range is within the permissible range.

a. The current unbalance between the two conductors per power pair should not be greater than 10.5mA.

Comments on Test Results

a. The DUT was observed to have a current unbalance less than 6.0 mA for minimum and maximum I_{port}.

Test # and Label	Part(s)	Result(s)
33.1.28 – Error Delay Timing	a	PASS
	b	PASS
Expected Results and Procedural Comments		

Purpose: To verify that the PSE waits for at least the minimum conformant time before attempting subsequent detection after it removes power due to detection of error condition.

- a. The DUT should wait for at least 750ms after detecting a short circuit condition and removing power before resuming detection
- b. The DUT should wait for at least 750ms after detecting an overload condition and removing power before resuming detection


Comments on Test Results

- a. The DUT was observed to wait 2.2 sec after a short circuit event before resuming signature detection.
- b. The DUT was observed to wait 1.6 sec after an overload event before resuming signature detection.


Test # and Label	Part(s)	Result(s)
33.1.29 – Turn Off Time Limits	a	PASS
Expected Results and Procedural Comments		
Purpose: To verify that the PSE disconnects power within T _{of} a. The DUT should remove power in times less than 500ms		2.
Comments on Test Results		
a. The DUT was observed to remove power in less than 426	ó ms.	

Annex A: Figures

Attached are the figures illustrating the Detection Pulse Sequence, Classification Pulse (Optional), Turn on Rise Time and V_{PORT} . These were captured with the real time DSO and post processed using custom Matlab scripts.



Detection Pulse Identification



Classification Pulse Identification

