

# Quad 31.25A or Single 125A µModule Regulator with Digital Power System Management

### **FEATURES**

- Quad Digitally Adjustable Analog Loops with Digital Interface for Control and Monitoring
- Wide Input Voltage Range: 4.5V to 16V
- Output Voltage Range: 0.5V to 3.3V
- ±0.5% Maximum DC Output Error Over Temperature
- ±4% Current Readback Accuracy: 0°C to 125°C
- Integrated Input Current Sense Amplifier
- 400kHz PMBus-Compliant I<sup>2</sup>C Serial Interface
- Supports Telemetry Polling Rates Up to 125Hz
- Integrated 16-Bit  $\Delta\Sigma$  ADC
- Parallel and Current Share Multiple Modules
- 15mm × 22mm × 8.17mm BGA Package

#### Readable Data:

- Input and Output Voltages, Currents, and Temperatures
- Running Peak Values, Uptime, Faults and Warnings
- Onboard EEPROM Fault Log Record

#### Writable Data and Configurable Parameters:

- Output Voltage, Voltage Sequencing and Margining
- Digital Soft-Start/Stop Ramp, Program Analog Loop
- OV/UV/OT, UVLO, Frequency and Phasing

### **APPLICATIONS**

Multi-Rail Processor Power, Configurable Core Power

#### DESCRIPTION

The LTM®4681 is a quad 31.25A or single 125A step-down µModule® (power module) DC/DC regulator featuring remote configurability and telemetry-monitoring of power management parameters over PMBus. The LTM4681 is comprised of digitally programmable analog control loops, precision mixed-signal circuitry, EEPROM, power MOSFETs, inductors and supporting components.

The LTM4681's 2-wire serial interface allows outputs to be margined, tuned and ramped up and down at programmable slew rates with sequencing delay times. True input current sense, output currents and voltages, output power, temperatures, uptime and peak values are readable. Custom configuration of the EEPROM contents is not required. At start-up, output voltages, switching frequency, and channel phase angle assignments can be set by pinstrapping resistors. The LTpowerPlay® GUI and DC1613 USB-to-PMBus converter and demo kits are available.

The LTM4681 is offered in a 15mm  $\times$  22mm  $\times$  8.17mm BGA package available with SnPb or RoHS compliant terminal finish.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. Patents including 5408150, 5481178, 5705919, 5929620, 6144194, 6177787, 6580258, 7420359, 8163643. Licensed under U.S. Patent 7000125 and other related patents worldwide.

**Channel Efficiency vs Load Current** 

### TYPICAL APPLICATION

Quad 31.25A µModule Regulator with Digital Interface for Control and Monitoring 95 94 4.5V TO 16V .9V AT 31.25A V<sub>OUT</sub> 93 · 22uF - CER **≤**R<sub>SENSE</sub> Vosnso 工 92 IN 01 7 Vosnso  $V_{IN01}$ 91 1V AT 31 25A EFFICIENCY 4.5V TO 16V  $SV_{IN_01}$ VOLIT 90 - CFR IN\_23+ V<sub>OSNS1</sub> 89 Ξ ⊴ IN 23 Vosns<sub>1</sub> 88 1.2V AT 31.25A  $V_{IN23}$ ITM4681 V<sub>OUT</sub>2 12V<sub>IN</sub>, 0.9V<sub>OUT</sub>, 250kHz SV<sub>IN\_23</sub> - CER 87 Vosnsz 12V<sub>IN</sub>, 1.0V<sub>OUT</sub>, 250kHz VIN VBIAS RUNP 86 --- 12V<sub>IN</sub>, 1.2V<sub>OUT</sub>, 350kHz CRIIIK Vosns2 --- 12V<sub>IN</sub>, 1.5V<sub>OUT</sub>, 425kHz ON/OFF CONTROL RUN0.1.2.3 85 FAULT INTERRUPTS FAULT0.1.2.3 5V AT 31.25A 20 V<sub>OUT</sub> SHARE\_CLK\_01 CER POWER GOOD MONITORS PG00D0.1.2.3 V<sub>OSNS3</sub> OUTPUT CURRENT (A) SHARE\_CLK ALERT\_01 SYNC\_23 SGND\_01 SGND\_23 5 23 (FROM 4.5V TO 5.5V 23 3 5 V<sub>OSNS3</sub> SYNC **Configurable Output Array** CONNECT V<sub>IN</sub>, SV<sub>IN</sub>, AND INTV<sub>CC</sub> TOGETHER) SDA SDA WP SCL SCL ۸, ■ 31.25A I<sup>2</sup>C/SMBus I/F WITH PMBus COMMAND SET TO/FROM IPMI OR OTHER FOR COMPLETE CIRCUIT SYNCHRONIZATION TIME 31 25A SEE FIGURE 48 BASE REGISTER WRITE 31.25A PROTECTION BOARD MANAGEMENT CONTROLLER

1

## LTM4681

## TABLE OF CONTENTS

Features	
Applications	
Typical Application	
Description	
Absolute Maximum Ratings	
Order Information	
Pin Configuration	
Electrical Characteristics	
Typical Performance Characteristics	
Pin Functions	
Simplified Block Diagram	
Decoupling Requirements	
Functional Diagram	
Test Circuits	
Operation	
Power Module Introduction	
Power Module Overview, Major Features EEPROM with ECC	
Power-Up and Initialization	
Soft-Start	
Time-Based Sequencing	
Voltage-Based Sequencing	
Shutdown	
Light-Load Current Operation	
Switching Frequency and Phase	
PWM Loop Compensation	
Output Voltage Sensing	
INTV <sub>CC</sub> /V <sub>BIAS</sub> Power	
Output Current Sensing and Sub Milliohm DCR	
Current Sensing	34
Input Current Sensing	
PolyPhase Load Sharing	34
Internal Temperature Sense	35
RCONFIG (Resistor Configuration) Pins	35
Table 1. VOUTn _CFG Pin Strapping Look-Up	
Table for the LTM4681's Output Voltage, Coarse	
Setting (Not Applicable if MFR_CONFIG_ALL[6]	
1b) Top Resistor = 14.3k	36
Table 2. VTRIMn_CFG Pin Strapping Look-Up	
Table for the LTM4681's Output Voltage, Fine	
Adjustment Setting (Not Applicable if MFR_	
CONFIG_ALL[6] = 1b) Top Resistor = 14.3k	36

Table 3. FSWPH_nn_CFG Pin Strapping Look-Up	
,,	
Table to Set the LTM4681's Switching Frequency	y
and Channel Phase-Interleaving Angle (Not	
Applicable if MFR_CONFIG_ALL[6] = 1b), $nn = 0$	
or 2,3 Channels, set top resistor to 14.3k	3/
Table 4. ASEL_ <i>nn</i> Pin Strapping Look-Up	
Table to Set the LTM4681's Slave Address	
(Applicable Regardless of	
MFR_CONFIG_ALL[6] Setting)	38
Table 5. LTM4681 MFR_ADDRESS Command	
Examples Expressed in 7- and 8-Bit Addressing	38
Fault Detection and Handling	
Status Registers and ALERT Masking	39
Figure 5. LTM4681 Status Register Summary per	
Controller	40
Mapping Faults to FAULT <i>n</i> Pins	
Power Good Pins	41
CRC Protection	41
Serial Interface	
Communication Protection	41
Device Addressing	
Responses to V <sub>OUT</sub> and I <sub>IN</sub> /I <sub>OUT</sub> Faults	
Output Overvoltage Fault Response	
Output Undervoltage Response	43
Peak Output Overcurrent Fault Response	
Responses to Timing Faults	
Responses to V <sub>IN</sub> OV Faults	
Responses to OT/UT Faults	
Internal Overtemperature Fault Response	43
Overtemperature and Undertemperature	
Fault Response	44
Responses to Input Overcurrent and Output	
Undercurrent Faults	
Responses to External Faults	
Fault Logging	44
Bus Timeout Protection	
Similarity Between PMBus, SMBus and I <sup>2</sup> C 2-Wire	
Interface	
PMBus Serial Digital Interface	
Table 6. Abbreviations of Supported Data Formats	
Figure 6. PMBus Timing Diagram	46
Figure 7 to Figure 24 PMBus Protocols	
PMBus Command Summary	
PMBus Commands	50

## TABLE OF CONTENTS

Table 7. PMBus Commands Summary (Note: The	
Data Format Abbreviations Are Detailed in Table 8	3)50
Table 8. Data Format Abbreviations	55
Applications Information	
V <sub>IN</sub> to V <sub>OUT</sub> Step-Down Ratios	
Input Capacitors	
Output Capacitors	
Light Load Current Operation	
Switching Frequency and Phase	
Output Current Limit Programming	
Minimum On-Time Considerations	
Variable Delay Time, Soft-Start and Output Volta	
Ramping	59
Digital Servo Mode	59
Soft Off (Sequenced Off)	
Undervoltage Lockout	
Fault Detection and Handling	
Open-Drain Pins	
Phase-Locked Loop and Frequency Synchronizatio	
Input Current Sense Amplifier	
Programmable Loop Compensation	
Checking Transient Response PolyPhase Configuration	
Connecting The USB to I <sup>2</sup> C/SMBus/PMBus	03
Controller to the LTM4681 In System	65
LTpowerPlay: An Interactive GUI for Digital Power	
PMBus Communication and Command Processing	
Thermal Considerations and Output Current Derating	
Table 10 through Table 12: Output Current Derating	
Table 13. Single Channel Output Voltage vs	
Capacitor Selection, 10A to 20A Load Step w	ith
10A/µs Slew Rate	
Table 14. Single Channel Output Voltage vs	
Capacitor Selection, All Ceramic Configuratio	n,
10A to 20A Load Step with 10A/µs Slew Rate	73
Table 15. Dual Connected Channels Output Vol	tage
vs Capacitor Selection, Bulk and Ceramic Cap	)
Configuration, 10A to 30A Load Step with 20	A/µs
Slew Rate	74
Table 16. Quad Connected Channels Output Vo	-
vs Capacitor Selection, Bulk and Ceramic Cap	
Configuration, 10A to 40A Load Step with 15A	•
Slew Rate	
Derating Curves	
EMI Performance	78

Safety Considerations	78
Layout Checklist/Example	78
Typical Applications	80
PMBus Command Details	85
Addressing and Write Protect	85
General Configuration Commands	87
On/Off/Margin	
PWM Configuration	90
Voltage	
Input Voltage and Limits	93
Output Voltage and Limits	
Output Current and Limits	97
Input Current and Limits	99
Temperature	
Power Stage DCR Temperature Calibration	
Power Stage Temperature Limits	100
Timing	
Timing—On Sequence/Ramp	101
Timing—Off Sequence/Ramp	102
Precondition for Restart	103
Fault Response	103
Fault Responses All Faults	103
Fault Responses Input Voltage	104
Fault Responses Output Voltage	104
Fault Responses Output Current	107
Fault Responses IC Temperature	108
Fault Responses External Temperature	
Fault Sharing	110
Fault Sharing Propagation	110
Fault Sharing Response	
Scratchpad	
Identification	
Fault Warning and Status	114
Telemetry	120
NVM Memory Commands	124
Store/Restore	124
Fault Logging	
Block Memory Write/Read	
Package Description	130
Table 25. LTM4681 BGA Pinout	130
Revision History	
Package Photos	134
Design Resources	
Related Parts	

### **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

#### **Terminal Voltages:**


 $V_{INnn}$  (Note 4),  $SV_{IN\_nn}$ ,  $I_{IN\_nn}^+$ ,  $I_{IN\_nn}^-$ , INTV<sub>CC nn</sub>, V<sub>BIAS</sub> ......–0.3V to 6V V<sub>OUTn</sub> ...... –0.3V to 3.6V V<sub>OSNS</sub><sup>+</sup>.....-0.3V to 6V RUNn, SDA\_nn, SCL\_nn, ALERT\_nn......-0.3V to 5.5V FSWPH\_nn\_CFG, VOUTn\_CFG, VTRIM*n* CFG, ASEL *nn* ...... –0.3V to 2.75V FAULTn, SYNC\_nn, SHARE\_CLK\_nn, WP\_nn, PG00Dn......-0.3V to 3.6V n = 0, 1, 2, 3 and nn = 01, 23 $V_{DD33}$  nn and  $V_{DD25}$  nn are outputs not to be driven.

#### **Temperatures**

Internal Operating Temperature Range

(Notes 2, 13, 16, 17) ...... -40°C to 125°C Storage Temperature Range ...... -55°C to 125°C Peak Solder Reflow Package Body Temperature ... 245°C

### PIN CONFIGURATION



### ORDER INFORMATION

		PART MARKING*		PACKAGE	MSL	TEMPERATURE RANGE
PART NUMBER	PAD OR BALL FINISH	DEVICE	FINISH CODE	TYPE	RATING	(SEE NOTE 2)
LTM4681EY#PBF	CACOOE (Dolle)	LTM4681Y	o.1			
LTM4681IY#PBF	SAC305 (RoHS)	LTM4681Y	e1	BGA	4	-40°C to 125°C
LTM4681IY	SnPb (63/37)	LTM4681Y	e0			

Contact the factory for parts specified with wider operating temperature ranges. \*Pad or ball finish code is per IPC/JEDEC J-STD-609.

- Recommended LGA and BGA PCB Assembly and Manufacturing Procedures
- LGA and BGA Package and Tray Drawings

**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ , RUNn = 3.3V, RUNP = 0,  $FREQUENCY_SWITCH = 350kHz$  and  $V_{OUT}$ , commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{INnn}$	Input DC Voltage	Test Circuit 1 Test Circuit 2; VIN_OFF < VIN_ON = 4V	•	5.75 4.5		16 5.75	V
$V_{OUTn}$	Range of Output Voltage Regulation for Each Channel	V <sub>OUTn</sub> Differentially Sensed on V <sub>OSNSn</sub> +/V <sub>OSNSn</sub> - Pin-Pair; Commanded by Serial Bus or with Resistors Present at Start-Up on V <sub>OUTn_CFG</sub>	•	0.5		3.34	V
V <sub>OUT</sub> n(DC)	Output Voltage, Total Variation with Line and Load for Each Channel	Digital Servo Engaged (MFR_PWM_MODEn[6] = 1b) Digital Servo Disengaged (MFR_PWM_MODEn[6] = 0b) V <sub>OUTn</sub> Commanded to 1.000V, V <sub>OUTn</sub> Low Range (MFR_PWM_MODEn[1] = 1b) (Notes 5, 6)	•	0.995 0.985	1.000 1.000	1.005 1.015	V
V <sub>UVLO</sub>	Undervoltage Lockout Threshold, When V <sub>IN</sub> < 4.3V	V <sub>INTVCC_nn</sub> Falling V <sub>INTVCC_nn</sub> Rising			3.55 3.90		V
Input Specificatio	ns						
I <sub>INRUSH(VINn)</sub>	Input Inrush Current at Start-Up	Test Circuit 1, V <sub>OUTn</sub> = 1V, V <sub>IN</sub> = 12V; No Load Besides Capacitors; TON_RISE <sub>n</sub> = 3ms			400		mA
I <sub>Q(SVIN)</sub>	Input Supply Bias Current	Forced Continuous Mode, MFR_PWM_MODE $n[0] = 1b$ RUN $n = 3.3V$ Shutdown, RUN0 = RUN1 = 0V			25 23		mA mA
I <sub>S(VIN<i>n</i>,PSM)</sub>	Input Supply Current in Pulse- Skipping Mode Operation	Pulse-Skipping Mode, MFR_PWM_MODE $n[0] = 0b$ , $I_{OUT} = 100$ mA			20		mA
I <sub>S(VIN<i>n</i>,FCM)</sub>	Input Supply Current in Forced- Continuous Mode Operation	Forced Continuous Mode, MFR_PWM_MODE $n[0] = 1b$ 12V to 1V $I_{OUTn} = 31.25A$			2.89		А
I <sub>S(VIN<i>n</i>,SHUTDOWN)</sub>	Input Supply Current in Shutdown	Shutdown, RUN <i>n</i> = 0V			50		μA
Output Specificati	ons						
I <sub>OUT</sub> n	Output Continuous Current Range Each Channel	(Note 6) Utilizing MFR_PWM_MODE[7] = 1 and Using ~I <sub>OUT</sub> = 40A for IOUT_OC_FAULT_LIMIT, Page 98		0		31.25	A
$\frac{\Delta V_{OUT}n(LINE)}{V_{OUT}n}$	Line Regulation Accuracy Each Channel	Digital Servo Engaged (MFR_PWM_MODE $n$ [6] = 1b) Digital Servo Disengaged (MFR_PWM_MODE $n$ [6] = 0b) SV <sub>IN</sub> and V <sub>IN<math>n</math></sub> Electrically Shorted Together and INTV <sub>CC</sub> Open Circuit; I <sub>OUT<math>n</math></sub> = 0A, 5.75V $\leq$ V <sub>IN</sub> $\leq$ 16V, V <sub>OUT</sub> Low Range (MFR_PWM_MODE $n$ [1] = 1b), FREQUENCY_SWITCH = 350kHz (Note 5)	•		0.03 0.03	±0.2	%/V %/V
$\frac{\Delta V_{OUTn(LOAD)}}{V_{OUTn}}$	Load Regulation Accuracy Each Channel	Digital Servo Engaged (MFR_PWM_MODE $n$ [6] = 1b) Digital Servo Disengaged (MFR_PWM_MODE $n$ [6] = 0b) $0A \le I_{OUT} n \le 31.25A$ , $V_{OUT}$ Low Range, (MFR_PWM_MODE $n$ [1] = 1b) (Notes 5, 6)	•		0.03 0.2	0.5	% %
V <sub>OUT</sub> n(AC)	Output Voltage Ripple				10		mV <sub>P-P</sub>
f <sub>S</sub> (Each Channel)	V <sub>OUTn</sub> Ripple Frequency	FREQUENCY_SWITCH Set to 350kHz (0xFABC)	•	320	350	370	kHz
$\Delta V_{OUTn(START)}$	Turn-On Overshoot	TON_RISE n = 3ms (Note 12)			8		mV
t <sub>START</sub>	Turn-On Start-Up Time	Time from $V_{IN}$ Toggling from 0V to 12V to Rising Edge PG00D $n$ . TON_DELAY $n$ = 0ms, TON_RISE $n$ = 3ms	•		30		ms
t <sub>DELAY(0ms)</sub>	Turn-On Delay Time	Time from First Rising Edge of RUN $n$ to Rising Edge of PGOOD $n$ . TON_DELAY $n$ = 0ms, TON_RISE $n$ = 3ms, $V_{IN}$ Having Been Established for at Least 70ms	•	2.75	3.3	3.8	ms
$\Delta V_{OUTn(LS)}$	Peak Output Voltage Deviation for Dynamic Load Step	Load: 10A to 20A and 20A to 10A at 10A/ $\mu$ s, $V_{OUT,n} = 1.2V$ , $V_{IN} = 12V$ (Note 12) See Transient Graph			50		mV

**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ , RUNn = 3.3V, RUNP = 0,  $FREQUENCY_SWITCH = 350kHz$  and  $V_{OUT}$ , commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>SETTLE</sub>	Settling Time for Dynamic Load Step per Channel	Load: 10A to 20A and 20A to 10A at 10A/ $\mu$ s, $V_{OUT,n}$ = 1.2V, $V_{IN}$ = 12V (Note 12) See Transient Graphs			25		μs
I <sub>OUT</sub> n(OCL_PK)	Output Current Limit, Peak High Range per Channel	Cycle-by-Cycle Inductor Peak Current Limit Inception, Utilizing MFR_PWM_MODE[7] = 1, Using ~I <sub>OUT</sub> = 34A for IOUT_OC_FAULT_LIMIT, Page 98			46		A
I <sub>OUT</sub> n(OCL_AVG)	Output Current Limit, Time Averaged per Channel	Time-Averaged Output Inductor Current Limit Inception Threshold, Commanded by IOUT_OC_FAULT_LIMIT <sub>n</sub> (Note 12) Utilizing MFR_PWM_MODE[7] = 1, Using ~I <sub>OUT</sub> = 40A, Page 98		Speci	fication (	I <sub>O-RB-ACC</sub> Output C Accurac	urrent
<b>Control Section</b>							
V <sub>FBCM</sub> n	Channel 0–3 Feedback Input Common Mode Range	V <sub>OSNSn</sub> <sup>-</sup> Valid Input Range (Referred to SGND) V <sub>OSNSn</sub> <sup>+</sup> Valid Input Range (Referred to SGND)	•	-0.1		0.3 3.6	V
V <sub>OUT-RNGL</sub>	Full-Scale Command Voltage, Range Low (0.5V to 2.75V, Note 15) per Channel	V <sub>OUTn</sub> Commanded to 2.750V, MFR_PWM_MODEn[1] = 1b Set Point Accuracy Resolution LSB Step Size		-0.5	2.75 12 0.688	+0.5	V % Bits mV
V <sub>OUT-RNGH</sub>	Full-Scale Command Voltage, Range High (0.5V to 3.6V, Note 15) per Channel	V <sub>OUTn</sub> Commanded to 3.6V, MFR_PWM_MODEn[1] = 0b Limit Design to 3.6V Operating for Module Set Point Accuracy Resolution LSB Step Size		-0.5	3.6 12 1.375	+0.5	V % Bits mV
R <sub>VSNSn</sub> <sup>+</sup>	V <sub>OSNSn</sub> <sup>+</sup> Impedance to SGND	$0.05V \le V_{VOSNSn}^+ - V_{SGND} \le 3.3V$			50		kΩ
t <sub>ON(MIN)</sub>	Minimum On-Time	(Note 8 ) per Channel			60		ns
$R_{COMPn}$	Resolution Compensation Resistor R <sub>TH(MAX)</sub> Compensation Resistor R <sub>TH(MIN)</sub>	MFR_PWM_CONFIG[4:0] = 0 to 31 (See Figure 1, Note Section)			5 62 0.5		Bits kΩ kΩ
g <sub>m<i>n</i></sub>	Resolution Error Amplifier g <sub>m(MAX)</sub> Error Amplifier g <sub>m(MIN)</sub> LSB Step Size	COMP <i>n</i> = 1.35V, MFR_PWM_CONFIG[7:5] = 0 to 7			3 5.76 1 0.68		Bits mmho mmho mmho
Analog OV/UV (C	vervoltage/Undervoltage) Output Voltage	Supervisor Comparators (VOUT_OV/UV_FAULT_LIMIT and V	OUT	_0v/uv	_WARN_	LIMIT M	onitors)
N <sub>OV/UV_COMP</sub>	Resolution, Output Voltage Supervisors	(Notes 14, 15)			9		Bits
V <sub>OV-RNG</sub>	Output OV Comparator Threshold Detection Range	High Range Scale, MFR_PWM_MODE <i>n</i> [1] = 0b Low Range Scale, MFR_PWM_MODE <i>n</i> [1] = 1b		1 0.5		3.6 2.7	V V
V <sub>OUSTP</sub>	Output OV and UV Comparator Threshold Programming LSB Step Size	(Note 15) High Range Scale, MFR_PWM_MODEn[1] = 0b Low Range Scale, MFR_PWM_MODEn[1] = 1b			11.2 5.6		mV mV
V <sub>OV-ACC-n</sub>	Output OV Comparator Threshold Accuracy Channel 0 – 3 (See Note 14)	$ \begin{array}{c} 1 \text{V} \leq \text{V}_{\text{VOSNS}n}^+ - \text{V}_{\text{VOSNS}n}^- \leq 2.7 \text{V}, \text{MFR}_{\text{PWM}} \text{MODE}[1] = 1 \text{b} \\ 0.5 \text{V} \leq \text{V}_{\text{VOSNS}n}^+ - \text{V}_{\text{VOSNS}n}^- \leq 1 \text{V}, \text{MFR}_{\text{PWM}} \text{MODE}[1] = 1 \text{b} \\ 2.0 \text{V} \leq \text{V}_{\text{VOSNS}n}^+ - \text{V}_{\text{VOSNS}n}^- \leq 3.6 \text{V}, \text{MFR}_{\text{PWM}} \text{MODE}[1] = 0 \text{b} \\ \end{array} $	•			±1.5 ±2.5 ±1.5	% % %
V <sub>UV-RNG</sub> n	Output UV Comparator Threshold Detection Range	High Range Scale, MFR_PWM_MODE <i>n</i> [1] = 0b Low Range Scale, MFR_PWM_MODE <i>n</i> [1] = 1b		1 0.5		3.6 2.7	V
V <sub>UV-ACC</sub> n	Output UV Comparator Threshold Accuracy Channel 0 – 3 (See Note 14)	$ \begin{array}{c} 1 \text{V} \leq \text{V}_{\text{VOSNS}n}^+ - \text{V}_{\text{VOSNS}n}^- \leq 2.7 \text{V}, \text{MFR}\_\text{PWM}\_\text{MODE}[1] = 1 \text{b} \\ 0.5 \text{V} \leq \text{V}_{\text{VOSNS}n}^+ - \text{V}_{\text{VOSNS}n}^- \leq 1 \text{V}, \text{MFR}\_\text{PWM}\_\text{MODE}[1] = 1 \text{b} \\ 2.0 \text{V} \leq \text{V}_{\text{VOSNS}n}^+ - \text{V}_{\text{VOSNS}n}^- \leq 3.6 \text{V}, \text{MFR}\_\text{PWM}\_\text{MODE}[1] = 0 \text{b} \\ \end{array} $	•			±1.5 ±2.5 ±1.5	% % %

**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ , RUNn = 3.3V, RUNP = 0,  $FREQUENCY_SWITCH = 350kHz$  and  $V_{OUT}_n$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN TYP	MAX	UNITS
t <sub>PROP-OV</sub>	Output OV Comparator Response Times	Overdrive to 10% Above Programmed Threshold			100	μs
t <sub>PROP-UV</sub>	Output UV Comparator Response Times	Under Drive to 10% Below Programmed Threshold			100	μs
Analog OV/UV SV <sub>I</sub>	<sub>N_nn</sub> Input Voltage Supervisor Compar	ators (Threshold Detectors for VIN_ON and VIN_OFF)				•
N <sub>SVIN-OV/UV-COMP</sub>	SV <sub>IN_nn</sub> OV/UV Comparator Threshold-Programming Resolution	(Notes 14, 15)		9		Bits
SV <sub>IN-OU-RANGE</sub>	SV <sub>IN_nn</sub> OV/UV Comparator Threshold-Programming Range	Limited to Abs Max = 18V for LTM4681 Module	•	4.5	18	V
SV <sub>IN-OU-STP</sub>	SV <sub>IN_nn</sub> OV/UV Comparator Threshold- Programming LSB Step Size	(Note 15)		76		m۷
SV <sub>IN-OU-ACC</sub>	SV <sub>IN_nn</sub> OV/UV Comparator Threshold Accuracy	9V < SV <sub>IN</sub> ≤ 16V 4.5V ≤ SV <sub>IN</sub> ≤ 9V	•		±3 ±270	% mV
t <sub>PROP-SVIN-HIGH-VIN</sub>	SV <sub>IN_nn</sub> OV/UV Comparator Response Time, High V <sub>IN</sub> Operating Configuration	Test Circuit 1, and: VIN_ON = 9V; SV <sub>IN</sub> Driven from 8.775V to 9.225V VIN_OFF = 9V; SV <sub>IN</sub> Driven from 9.225V to 8.775V	•		100 100	μs μs
t <sub>PROP-SVIN-LOW-VIN</sub>	SV <sub>IN_nn</sub> OV/UV Comparator Response Time, Low V <sub>IN</sub> Operating Configuration	Test Circuit 2, and: VIN_ON = 4.5V; SV <sub>IN</sub> Driven from 4.225V to 4.725V VIN_OFF = 4.5V; SV <sub>IN</sub> Driven from 4.725V to 4.225V	•		100 100	μs μs
Channel <i>n</i> Output \	/oltage Readback (READ_VOUT <i>n</i> )					
N <sub>VO-RB</sub>	Output Voltage Readback Resolution and LSB Step Size	(Note 15)		16 244		Bits μV
V <sub>0-F/S</sub>	Output Voltage Full-Scale Digitizable Range	V <sub>RUNn</sub> = 0V (Note 15), Limited to 3.6V Max Operating		8		V
V <sub>O-RB-ACC</sub>	Output Voltage Readback Accuracy	Channel $n$ : $1V \le V_{VOSNS}^+ - V_{VOSNS}^- \le 3.3V$ Channel $n$ : $0.5V \le V_{VOSNS}^+ - V_{VOSNS}^- < 1V$	•	Within ±0.5 Within ±5m		
t <sub>CONVERT-VO-RB</sub>	Output Voltage Readback Update Rate	MFR_ADC_CONTROL = 0x00 (Notes 9, 15) MFR_ADC_CONTROL = 0x01 through 0x0C (Notes 9, 15) MFR_ADC_CONTROL Section		90 8		ms ms ms
Input Voltage (SV <sub>I</sub>	<sub>N_nn</sub> ) Readback (READ_VIN)					
N <sub>SVIN-RB</sub>	Input Voltage Readback Resolution and LSB Step Size	(Notes 10, 15) Limited to Abs Max = 18V for LTM4681 Module		10 15.625		Bits mV
SV <sub>IN-F/S</sub>	Input Voltage Full-Scale Digitizable Range	(Notes 11, 15)		43		V
SV <sub>IN-RB-ACC</sub>	Input Voltage Readback Accuracy	READ_VIN, $4.5V \le SV_{IN} \le 16V$	•	Within ±2%	of Read	ing
t <sub>CONVERT-SVIN-RB</sub>	Input Voltage Readback Update Rate	MFR_ADC_CONTROL = 0x00 (Notes 9, 15) MFR_ADC_CONTROL = 0x01 (Notes 9, 15)		90 8	ms ms	
Channel n Output C	Current (READ_IOUT <i>n</i> ), Duty Cycle (REAI	$D_DDUTY_CYCLE_n$ ), and $Computed$ Input $Current$ (MFR_READ)	_IIN	n) Readback		
N <sub>IO-RB</sub>	Output Current Readback Resolution and LSB Step Size	(Notes 10, 15)		10 34.1		Bits mA

**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $RUN_{IN} = 3.3V$ ,  $RUN_{IN} = 0$ , FREQUENCY\_SWITCH = 350kHz and  $V_{OUT_{IN}}$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I <sub>0-F/S</sub>	Output Current Full-Scale Digitizable Range	(Note 15) Utilizing MFR_PWM_MODE[7] = 1, Using IOUT_OC_ FAULT_LIMIT = 61A, Page 98			54		A
I <sub>O-RB-ACC</sub>	Output Current, Readback Accuracy	READ_IOUT $n$ , Channels 0–3, $0 \le I_{OUT}n \le 30A$ , Forced-Continuous Mode, MFR_PWM_MODE $n[0] = 1b$ 0°C to 125°C –40°C to 125°C See Histograms in Typical Performance Characteristics (Note 12)	•			A of Read A of Read	
I <sub>O-RB(31.25A)</sub>	Full Load Output Current Readback	(Note 12). See Histograms in Typical Performance Characteristics			31.25		A
t <sub>CONVERT-IO-RB</sub>	Output Current Readback Update Rate	MFR_ADC_CONTROL = 0x00 (Notes 9, 15) MFR_ADC_CONTROL = 0x06 (CH0,2 I <sub>OUT</sub> ) or 0x0A (CH1,3 I <sub>OUT</sub> ) (Notes 9, 15) See MFR_ADC_CONTROL SECTION			90 8		ms ms
Input Current Re	eadback						•
N	Resolution	(Note 10)			10		Bits
V <sub>IINSTP</sub>	LSB Step Size Full-Scale Range = 16mV LSB Step Size Full-Scale Range = 32mV LSB Step Size Full-Scale Range = 64mV	$\begin{aligned} & \text{Gain} = 8,  0\text{V} \leq  \text{V}_{\text{IIN}}^{+} - \text{V}_{\text{IIN}}^{-}  \leq 5\text{mV} \\ & \text{Gain} = 4,  0\text{V} \leq  \text{V}_{\text{IIN}}^{+} - \text{V}_{\text{IIN}}^{-}  \leq 20\text{mV} \\ & \text{Gain} = 2,  0\text{V} \leq  \text{V}_{\text{IIN}}^{+} - \text{V}_{\text{IIN}}^{-}  \leq 50\text{mV} \end{aligned}$			15.26 30.52 61		μV μV μV
I <sub>IN_TUE</sub>	Total Unadjusted Error	$\begin{array}{l} \text{Gain} = 8,  2.5 \text{mV} \leq  V_{IIN}^+ - V_{IIN}^-   (\text{Note 7}) \\ \text{Gain} = 4,  4 \text{mV} \leq  V_{IIN}^+ - V_{IIN}^-   (\text{Note 7}) \\ \text{Gain} = 2,  6 \text{mV} \leq  V_{IIN}^+ - V_{IIN}^-   (\text{Note 7}) \end{array}$	•			±2 ±1.3 ±1.2	% % %
V <sub>OS</sub>	Zero-Code Offset Voltage	(Note 15)				±50	μV
t <sub>CONVERT</sub>	Update Rate	(Notes 9,15) See MFR_ADC_CONTROL SECTION for Faster Update Rates			90		ms
<b>Supply Current F</b>	Readback						
N	Resolution	(Note 10)			10		Bits
V <sub>ICHIPSTP</sub>	LSB Step Size Full-Scale Range = 256mV	Offboard $1\Omega$ Resistor			244		μV
I <sub>CHIP_RB</sub>	I <sub>CHIP</sub> Readback	SV <sub>IN_nn</sub> Current			±50		mA
t <sub>CONVERT</sub>	Update Rate	(Notes 9,15) See MFR_ADC_CONTROL SECTION for Faster Update Rates			90		ms
Temperature Re	adback (T0, T1)						
T <sub>RES-RB</sub>	Temperature Readback Resolution	Channel <i>n</i> , and Controller (Note 15)			0.25		°C
T0_TUE	External Temperature Total Unadjusted Readback Error	Supporting Only ΔV <sub>BE</sub> Sensing			2.5		°C
T1_TUE	Internal TSNS TUE	$V_{RUNn} = 0.0$ , $f_{SYNC} = 0kHz$ (Note 7)			±1		°C
t <sub>CONVERT</sub>	Update Rate	(Note 9) MFR_ADC_CONTROL = 0x04 or 0x0C (Notes 9, 15)			90 8		ms ms
INTV <sub>CC_nn</sub> Regul	lator/V <sub>BIAS</sub>	,					•
V <sub>INTVCC_nn</sub>	Internal V <sub>CC</sub> Voltage No Load	6V ≤ SV <sub>IN_nn</sub> ≤ 16V	•	5.25	5.5	5.75	V
V <sub>LDO_INT</sub>	INTV <sub>CC</sub> Load Regulation	I <sub>CC</sub> = 0mA to 20mA, 6V ≤ SV <sub>IN_nn</sub> ≤ 16V			0.5	±2	%
V <sub>IN_VBIAS</sub>	Input Range for V <sub>IN_VBIAS</sub>			4.5		16	V
RUNP	V <sub>BIAS</sub> Enable	RUNP Rising			0.8	0.85	V
V <sub>BIAS</sub>	5.5V Internal Regulator	7V ≤ V <sub>IN_VBIAS</sub> ≤ 16V		5.25	5.5	5.75	V

**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $RUN_{IN} = 3.3V$ , RUNP = 0,  $FREQUENCY_SWITCH = 350kHz$  and  $V_{OUT_{IN}}$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
SV <sub>IN_THR</sub>	V <sub>SVIN_nn</sub> Threshold to Enable V <sub>BIAS</sub> Switchover	SV <sub>IN_nn</sub> Rising			7	7.5	V
SV <sub>IN_THF</sub>	V <sub>SVIN_nn</sub> Threshold to Disable V <sub>BIAS</sub> Switchover	SV <sub>IN_nn</sub> Falling			6.5		V
V <sub>DD33_nn</sub> Regula	tor						
V <sub>VDD33nn</sub>	Internal V <sub>DD33</sub> Voltage	4.5V < V <sub>INTVCC_nn</sub>		3.2	3.3	3.4	V
I <sub>LIM</sub>	V <sub>DD33</sub> Current Limit	$V_{DD33\_nn} = GND, V_{IN\_nn} = INTV_{CC\_nn} = 4.5V$			100		mA
V <sub>VDD33_OV</sub>	V <sub>DD33</sub> Overvoltage Threshold	(Note 15)			3.5		V
V <sub>VDD33_UV</sub>	V <sub>DD33</sub> Undervoltage Threshold	(Note 15)			3.1		V
V <sub>DD25_nn</sub> Regula	tor						
V <sub>VDD25</sub> nn	Internal V <sub>DD25</sub> Voltage				2.5		V
I <sub>LIM</sub>	V <sub>DD25</sub> Current Limit	$V_{DD25\_nn} = GND, V_{IN\_nn} = INTV_{CC\_nn} = 4.5V$			80		mA
Oscillator and Pl	nase-Locked Loop (PLL)						
f <sub>RANGE</sub>	PLL SYNC Range	Synchronized with Falling Edge of SYNC	•	250		1000	kHz
f <sub>OSC</sub>	Oscillator Frequency Accuracy	Frequency Switch = 250kHz to 1000kHz (Note 15)	•			±7.5	%
V <sub>TH(SYNC_nn)</sub>	SYNC Input Threshold (Note 15)	V <sub>SYNC</sub> Falling V <sub>SYNC</sub> Rising			1 1.5		V
V <sub>OL(SYNC_nn)</sub>	SYNC Low Output Voltage	I <sub>LOAD</sub> = 3mA (Note 15)			0.2	0.4	V
I <sub>LEAK(SYNC_nn)</sub>	SYNC Leakage Current in Slave Mode	$0V \le V_{PIN} \le 3.6V$				±5	μA
<del>θ</del> SYNC-θ0,-θ2	SYNC to Ch0, Ch2 Phase Relationship Based on the Falling Edge of Sync and Rising Edge of SW0, SW2	MFR_PWM_CONFIG[2:0] = 0,2,3 MFR_PWM_CONFIG[2:0] = 5 MFR_PWM_CONFIG[2:0] = 1 MFR_PWM_CONFIG[2:0] = 4,6			0 60 90 120		Deg Deg Deg Deg
θSYNC-θ1,-θ3	SYNC to Ch1, Ch3 Phase Relationship Based on the Falling Edge of Sync and Rising Edge of SW1, SW3	MFR_PWM_CONFIG[2:0] = 3 MFR_PWM_CONFIG[2:0] = 0 MFR_PWM_CONFIG[2:0] = 2,4,5 MFR_PWM_CONFIG[2:0] = 1 MFR_PWM_CONFIG[2:0] = 6			120 180 240 270 300		Deg Deg Deg Deg Deg
<b>EEPROM Charac</b>	teristics		,				
Endurance	(Note 13)	$0^{\circ}C \le T_{J} \le 85^{\circ}C$ During EEPROM Write Operations	•	10,000			Cycles
Retention	(Note 13)	T <sub>J</sub> < 125°C	•	10			Years
Mass_Write	Mass Write Operation Time	STORE_USER_ALL, 0°C < T <sub>J</sub> < 85°C During EEPROM Write Operation			440	4100	ms
Leakage Current	SDA_nn, SCL_nn, ALERT_nn, RUNn						
I <sub>OL</sub>	Input Leakage Current	$OV \le V_{PIN} \le 5.5V$	•			±5	μA
Leakage Current	FAULT <i>n</i> , PGOOD <i>n</i>						
I <sub>GL</sub>	Input Leakage Current	$OV \le V_{PIN} \le 3.6V$	•			±2	μA
Digital Inputs SC	CL_nn, SDA_nn, RUNn		•				
$\overline{V_{IH}}$	Input High Threshold Voltage		•			1.35	V
$\overline{V_{IL}}$	Input Low Threshold Voltage		•	0.8			V
V <sub>HYST</sub>	Input Hysteresis	SCL, SDA			0.08		V
C <sub>PIN</sub>	Input Capacitance					10	pF
		-					

**ELECTRICAL CHARACTERISTICS** The • denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $RUN_B = 3.3V$ ,  $RUN_B = 0$ , FREQUENCY\_SWITCH = 350kHz and  $V_{OUT_B}$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Digital Input \	NP_nn		'			
I <sub>PUWP</sub>	Input Pull-Up Current	WP		10		μА
Open-Drain O	utputs SCL_ <i>nn</i> , SDA_ <i>nn</i> , <del>FAULT</del> _ <i>nn</i> , <del>ALER</del>	T_nn, RUNn, SHARE_CLK_nn, PGOODn				
$V_{0L}$	Output Low Voltage	I <sub>SINK</sub> = 3mA			0.4	V
Digital Inputs	SHARE_CLK_nn, WP_nn					
$V_{IH}$	Input High Threshold Voltage			1.5	1.8	V
$V_{IL}$	Input Low Threshold Voltage		0.6	1		V
Digital Filteri	ng of <del>FAULT</del> <i>n</i>					
I <sub>FLTG</sub>	Input Digital Filtering FAULT <i>n</i>			3		μs
Digital Filteri	ng of PGOOD <i>n</i>					
I <sub>FLTG</sub>	Output Digital Filtering PGOOD <i>n</i>			100		μs
Digital Filteri	ng of RUN <i>n</i>					
I <sub>FLTG</sub>	Input Digital Filtering RUN			10		μs
PMBus Interfa	ice Timing Characteristics					
f <sub>SCL</sub>	Serial Bus Operating Frequency		10		400	kHz
t <sub>BUF</sub>	Bus Free Time Between Stop and Start		1.3			μs
t <sub>HD(STA)</sub>	Hold Time After Repeated Start Condition After This Period, the First Clock is Generated		0.6			μѕ
t <sub>SU(STA)</sub>	Repeated Start Condition Setup Time		0.6		10000	μs
t <sub>SU(ST0)</sub>	Stop Condition Setup Time		0.6			μs
t <sub>HD(DAT)</sub>	Date Hold Time Receiving Data Transmitting Data		0 0.3		0.9	μs μs
t <sub>SU(DAT)</sub>	Data Setup Time Receiving Data		0.1			μs
t <sub>TIMEOUT_SMB</sub>	Stuck PMBus Timer Non-Block Reads Stuck PMBus Timer Block Reads	Measured from the Last PMBus Start Event		32 255		ms
$t_{LOW}$	Serial Clock Low Period		1.3		10000	μs
t <sub>HIGH</sub>	Serial Clock High Period		0.6			μs

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTM4681 is tested under pulsed-load conditions such that  $T_J \approx T_A$ . The LTM4681E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications

over the  $-40^{\circ}$ C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4681I is guaranteed to meet specifications over the full  $-40^{\circ}$ C to 125°C internal operating temperature range. T<sub>J</sub> is calculated from the ambient temperature T<sub>A</sub> and the power dissipation PD according the formula:

$$T_J = T_A + (P_D \bullet \theta_{JA})$$

### **ELECTRICAL CHARACTERISTICS**

Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

**Note 3:** All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified

**Note 4:** The two power inputs— $V_{IN01}$  and  $V_{IN23}$ —and their respective power outputs— $V_{OUT0,1}$  and  $V_{OUT2,3}$ —are tested independently in production. A shorthand notation is used in this document that allows these parameters to be referred to by " $V_{INnn}$ " and " $V_{OUTn}$ ", where n is permitted to take on a value of 0–3. This italicized, subscripted "n" notation and convention is extended to encompass all such pin names, as well as register names with channel-specific, i.e., paged data. For example,  $VOUT\_COMMAND$  refers to the  $VOUT\_COMMAND$  command code data located in Pages 0 and 1, which in turn relate to channel 0,2 ( $V_{OUT0,2}$ ) and channel 1,3 ( $V_{OUT1,3}$ ). Registers containing non-page-specific data, i.e., whose data is "global" to the module or applies to all of the module's channels lack the italicized, subscripted "n", e.g., FREQUENCY\_SWITCH.

**Note 5:**  $V_{OUTn}$  (DC) and line and load regulation tests are performed in production with digital servo disengaged (MFR\_PWM\_MODEn[6] = 0b) and low  $V_{OUTn}$  range selected MFR\_PWM\_MODEn[1] = 1b. The digital servo control loop is exercised in production (setting MFR\_PWM\_MODEn[6] = 1b), but convergence of the output voltage to its final settling value is not necessarily observed in final test—due to potentially long time constants involved—and is instead guaranteed by the output voltage readback accuracy specification. Evaluation in application demonstrates capability; see the Typical Performance Characteristics section.

**Note 6:** See output current derating curves for different  $V_{\text{IN}}$ ,  $V_{\text{OUT}}$ , and  $T_{\text{A}}$ , located in the Applications Information section.

Note 7: Part tested with PWM disabled. Evalution in appliction demonstrates capability. TUE(%) = ADC Gain Error (%) + 100 (zero code offset + ADC Linearity Error)/Actual Value.

Note 8: Minimum on-time is tested at wafer sort.

**Note 9:** The data conversion is done by default in round robin fashion. All inputs signals are continuously converted for a typical latency of 90ms. Setting MFR\_ADC\_CONTRL value to be 0 to 12, LTM4681 can do fast data conversion with only 8ms to 10ms. See section PMBus Command for details.

**Note 10:** The following telemetry parameters are formatted in PMBusdefined "Linear Data Format", in which each register contains a word comprised of 5 most significant bits—representing a signed exponent, to be raised to the power of 2—and 11 least significant bits—representing a signed mantissa: input voltage (on  $SV_{IN\_nn}$ ), accessed via the READ\_VIN command code; output currents ( $I_{OUTn}$ ), accessed via the READ\_IOUTn command codes; module input current ( $I_{VIN\_nn} + I_{VIN\_nn} + I_{SVIN\_nn}$ ), accessed via the READ\_IIN command code; channel input currents ( $I_{VIN\_nn} + 1/2 \cdot I_{SVIN\_nn}$ ), accessed via the MFR\_READ\_IINn command codes; and duty cycles of channel 0 and channel 1 switching power stages, accessed via the READ\_DUTY\_CYCLEn command codes. This data format limits the resolution of telemetry readback data to 10 bits even though the internal ADC is 16 bits and the LTM4681's internal calculations use 32-bit words.

**Note 11:** The absolute maximum rating for the  $SV_{IN\_nn}$  pin is 18V. Input voltage telemetry (READ\_VIN) is obtained by digitizing a voltage scaled down from the  $SV_{IN\_nn}$  pin.

**Note 12:** These typical parameters are based on bench measurements and are not production tested.

**Note 13:** EEPROM endurance and retention are guaranteed by wafer-level testing for data retention. The minimum retention specification applies for devices whose EEPROM has been cycled less than the minimum endurance specification, and whose EEPROM data was written to at 0°C  $\leq$  T $_{J}$   $\leq$  85°C. The RESTORE\_USER\_ALL or MFR\_RESET is valid over the entire operating temperature range and does not influence EEPROM characteristics.

**Note 14:** Channel 0–3 OV/UV comparator threshold accuracy for MFR\_PWM\_MODEn[1] = 0b tested in ATE at  $V_{VOSNS}n^+ - V_{VOSNS}n^- = 3.6V$ . 1V condition tested at IC-level only. Channel 0–3 OV/UV comparator threshold accuracy for MFR\_PWM\_MODEn[1] = 1b tested in ATE with  $V_{VOSNS}n^- - V_{SGND} = 0.5V$ . 1.5V condition tested at IC-level only. MFR\_PWM\_MODEn[1] = 1b is the low range.

Note 15: Tested at IC-level ATE.

Note 16: The LTM4681's EEPROM temperature range for valid write commands is 0°C to 85°C. To achieve guaranteed EEPROM data retention, execution of the "STORE\_USER\_ALL" command—i.e., uploading RAM contents to NVM—outside this temperature range is not recommended. However, as long as the LTM4681's EEPROM temperature is less than 130°C, the LTM4681 will obey the STORE\_USER\_ALL command. Only when EEPROM temperature exceeds 130°C, the LTM4681 will not act on any STORE\_USER\_ALL transactions: instead, the LTM4681 NACKs the serial command and asserts its relevant CML (communications, memory, logic) fault bits. EEPROM temperature can be queried prior to commanding STORE\_USER\_ALL; see the Applications Information section.

**Note 17:** The LTM4681 includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.






Figure 1. Programmable R<sub>COMPn</sub>

## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted.


Single Channel Efficiency,  $5V_{IN}$ ,  $V_{IN} = SV_{IN} = INTV_{CC} = 5V$ , RUNP = 0V, CCM Mode




Single Channel Efficiency,  $8V_{IN}$ ,  $V_{IN} = SV_{IN} = V_{IN}_{VBIAS} = 8V$ , RUNP = 8V, CCM Mode



Single Channel Efficiency,  $12V_{IN}$   $V_{IN} = SV_{IN} = V_{IN\_VBIAS} = RUNP = 12V$ , CCM Mode



Quad Channel Single Output Efficiency  $V_{IN} = SV_{IN} = 12V$ , RUNP = 0V,  $V_{BIAS} = 5.5V$  External, CCM Mode



## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Single Channel Load Transient Response (10A) to (20A) Load Step, 10A/µs 12V<sub>IN</sub> to 0.9V<sub>OUT</sub>




FIGURE 48 CIRCUIT, 12V TO 0.9V, FREQ = 350kHz C<sub>OUT</sub> = 470µF ×3 POSCAP, 100µF ×5 CERAMIC R<sub>COMP</sub> = 11k, EA-GM = 4.36ms COMPNa = 2.2nF, COMPnb = 150pF ILIM RANGE HIGH, V<sub>OUT</sub> RANGE LOW Single Channel Load Transient Response (10A) to (20A) Load Step,  $10A/\mu s\ V_{IN}=12V,\ V_{OUT}=1.2V,\ f_{SW}=350kHz$ 




FIGURE 48 CIRCUIT, 12V TO 1.2V, FREQ = 350kHz C<sub>OUT</sub> = 470µF ×2 POSCAP, 100µF ×2 CERAMIC R<sub>COMP</sub> = 7k, EA-GM = 4.36ms COMPna = 2.2nF, COMPnb = 150pF ILIM RANGE HIGH, V<sub>OLIT</sub> RANGE LOW Single Channel Load Transient Response (10A) to (20A) Load Step,  $10A/\mu s V_{IN} = 12V$ ,  $V_{OUT} = 1.5V$ ,  $f_{SW} = 350kHz$ 




FIGURE 48 CIRCUIT, 12V TO 1.5V, FREQ = 350kHz  $C_{OUT} = 470\mu F \times 2$  POSCAP,  $100\mu F \times 2$  CERAMIC  $R_{COMP} = 7k$ , EA-GM = 3.69ms COMPna = 2.2nF, COMPnb = 150pF ILIM RANGE HIGH,  $V_{OUT}$  RANGE LOW

Single Channel Load Transient Response (10A) to (20A) Load Step,  $10A/\mu s\ V_{IN} = 12V$ ,  $V_{OUT} = 2.5V$ ,  $f_{SW} = 500kHz$ 




FIGURE 48 CIRCUIT, 12V TO 2.5V, FREQ = 500kHz  $C_{OUT}$  = 470µF ×1 POSCAP, 100µF ×1 CERAMIC  $R_{COMP}$  = 6k, EA-GM = 2.35ms,  $C_{OMP}$  = 2.2nF,  $C_{OMP}$  = 2.2pF ILIM RANGE HIGH,  $V_{OLIT}$  RANGE LOW

Single Channel Load Transient Response (10A) to 1 (20A) Load Step,  $10A/\mu s V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $f_{SW} = 500kHz$ 






FIGURE 48 CIRCUIT, 12V TO 3.3V, FREQ = 500kHz  $C_{\text{OUT}} = 470\text{µF} \times 1$  POSCAP,  $100\text{µF} \times 1$  CERAMIC  $R_{\text{COMP}} = 11k$ , EA-GM = 1.68ms, COMPna = 2.2nF, COMPnb = 100pF ILIM RANGE HIGH,  $V_{\text{OUT}}$  RANGE HIGH

## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Quad Output Concurrent Rail, Start-Up/Shut Down



#### Quad Output Concurrent Rail, Start-Up/Shut Down, Pre-Bias



#### Single Phase Single Output Short-Circuit Protection, No Load




FIGURE 48 CIRCUIT, 12V<sub>IN</sub>, NO LOAD ON V<sub>OUTO</sub> PRIOR TO APPLICATION OF SHORT-CIRCUIT USE HIGH RANGE OF I LIMIT SYSTEM SHORT-CIRCUIT USING LOW IMPEDANCE COPPER ACROSS OUTPUT (HARD SHORT)

#### Single Phase Single Output Short-Circuit Protection, 30A Load






FIGURE 48 CIRCUIT, 12V<sub>IN</sub>, 30A LOAD ON V<sub>OUTO</sub> PRIOR TO APPLICATION OF SHORT-CIRCUIT USE HIGH RANGE OF I LIMIT SYSTEM SHORT-CIRCUIT USING LOW IMPEDANCE COPPER ACROSS OUTPUT (HARD SHORT)

## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ , $12V_{IN}$ to $1V_{OUT}$ , unless otherwise noted.


Supply Current vs Load Current Comparison,  $R_{SENSE}$  = 2m $\Omega,$  12V to 1.0V $_{OUT},$  250kHz




Supply Current vs Load Current Comparison,  $R_{SENSE}$  =  $2m\Omega$ , 12V to 1.8V<sub>OUT</sub>, 500kHz




Supply Current vs Load Current Comparison,  $R_{SENSE}$  =  $2m\Omega,$  12V to  $3.3V_{OUT},\,650\text{kHz}$ 




READ\_IOUT of 12 LTM4681 Channels  $12V_{IN}$ ,  $1V_{OUT}$ ,  $T_J = -40^{\circ}$ C,  $I_{OUT,n} = 30$ A, System Having Reached Thermally Steady-State Condition, No Airflow



READ\_IOUT of 12 LTM4681 Channels  $12V_{IN}$ ,  $1V_{OUT}$ ,  $T_J = 25^{\circ}C$ ,  $I_{OUT,n} = 30A$ , System Having Reached Thermally Steady-State Condition, No Airflow



READ\_IOUT of 12 LTM4681 Channels  $12V_{IN}$ ,  $1V_{OUT}$ ,  $T_J = 125^{\circ}C$ ,  $I_{OUT,n} = 30A$ , System Having Reached Thermally Steady-State Condition, No Airflow





PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

GND (A1-A4, A7, A12, B1-B4, B7, B12, C3-C4, C7, C12, D3-D4, D7, D12, E3-E4, E7, E12, F1-F4, F7, F12, G3-G4, G7, G12, H3-H4, H7, H12, J3-J4, J7, J12, K1-K4, K7-K12, L1-L15, M1-M15, N1-N4, N7-N8, N12, P3-P4, P7, P12, R3-R4, R7, R12, T3-T4, T7, T12, U1-U4, U7, U12, V3-V4, V7, V12, W3-W4, W7, W12, Y3-Y4, Y7, Y12, AA1-AA4, AA7, AA12, AB1-AB4, AB7, AB12): Power Ground of the LTM4681. Power return for  $V_{INO1}$   $V_{IN23}$   $V_{OUT0,1}$  and  $V_{OUT2,3}$ . Return input and output capacitors to this point.

**V<sub>OUTO</sub>** (A13-A15, B13-B15, C13-C15, D13-D15, E13-E15): Channel 0 Output Voltage. Place recommended output capacitors from this shape to GND. See recommended layout.

 $m V_{OSNS0}^+$  (J11): Channel 0 Positive Differential Voltage Sense Input. Together,  $\rm V_{OSNS0}^+$  and  $\rm V_{OSNS0}^-$  serve to Kelvin-sense the  $\rm V_{OUT0}$  output voltage at  $\rm V_{OUT0}$ 's point of load (POL) and provide the differential feedback signal directly to channel 0's feedback loop. Command  $\rm V_{OUT0}$ 's target regulation voltage by serial bus. Its initial command value at  $\rm SV_{IN\_01}$  power-up is dictated by NVM (non-volatile memory) contents (factory default: 1.000V)—or, optionally, may be set by configuration resistors; see VOUTO\_CFG, VTRIMO\_CFG and the Applications Information section.

**V**<sub>OSNSO</sub><sup>-</sup> (H11): Channel 0 Negative Differential Voltage Sense Input. See V<sub>OSNSO</sub><sup>+</sup>.

**V<sub>OUT1</sub>** (F13-F15, G13-G15, H13-H15, J13-J15, K13-K15): Channel 1 Output Voltage. Place recommended output capacitors from this shape to GND. See recommended layout.

 $V_{OSNS1}^+$  (G8): Channel 1 Positive Differential Voltage Sense Input. Together,  $V_{OSNS1}^+$  and  $V_{OSNS1}^-$  serve to Kelvin-sense the  $V_{OUT1}$  output voltage at  $V_{OUT1}$ 's point of load (POL) and provide the differential feedback signal directly to channel 1's feedback loop. Command  $V_{OUT1}$ 's target regulation voltage by serial bus. Its initial command value at  $SV_{IN}$  01 power-up is dictated by NVM (non-volatile

memory) contents (factory default: 1.000V)—or, optionally, may be set by configuration resistors; see VOUT1\_CFG, VTRIM1\_CFG and the Applications Information section.

**V**<sub>0SNS1</sub><sup>-</sup> **(F8):** Channel 1 Negative Differential Voltage Sense Input. See V<sub>OSNS1</sub><sup>+</sup>.

V<sub>OUT2</sub> (N13-N15, P13-P15, R13-R15, T13-T15, U13-U15): Channel 2 Output Voltage. Place recommended output capacitors from this shape to GND. See recommended layout.

 $m V_{OSNS2}^+$  (P8): Channel 2 Positive Differential Voltage Sense Input. Together,  $\rm V_{OSNS2}^+$  and  $\rm V_{OSNS2}^-$  serve to Kelvin-sense the  $\rm V_{OUT2}$  output voltage at  $\rm V_{OUT2}$ 's point of load (POL) and provide the differential feedback signal directly to channel 2's feedback loop. Command  $\rm V_{OUT2}$ 's target regulation voltage by serial bus. Its initial command value at  $\rm SV_{IN\_23}$  power-up is dictated by NVM (non-volatile memory) contents (factory default: 1.000V)—or, optionally, may be set by configuration resistors; see VOUT2\_CFG, VTRIM2\_CFG and the Applications Information section.

**V**<sub>OSNS2</sub><sup>-</sup> **(R8):** Channel 2 Negative Differential Voltage Sense Input. See V<sub>OSNS2</sub><sup>+</sup>.

V<sub>OUT3</sub> (V13-V15, W13-W15, Y13-Y15, AA13-AA15, AB13-AB15): Channel 3 Output Voltage. Place recommended output capacitors from this shape to GND See recommended layout.

 $m V_{OSNS3}^+$  (R11): Channel 3 Positive Differential Voltage Sense Input. Together,  $\rm V_{OSNS3}^+$  and  $\rm V_{OSNS3}^-$  serve to Kelvin-sense the  $\rm V_{OUT3}$  output voltage at  $\rm V_{OUT3}$ 's point of load (POL) and provide the differential feedback signal directly to channel 3's feedback loop. Command  $\rm V_{OUT3}$ 's target regulation voltage by serial bus. Its initial command value at  $\rm SV_{IN\_23}$  power-up is dictated by NVM (non-volatile memory) contents (factory default: 1.000V)—or, optionally, may be set by configuration resistors; see VOUT3\_CFG, VTRIM3\_CFG and the Applications Information section.

**V**<sub>OSNS3</sub><sup>-</sup> **(T11)**: Channel 3 Negative Differential Voltage Sense Input. See V<sub>OSNS3</sub><sup>+</sup>.

**SGND01, SGND23 (F10-F11, U10-U11):** SGND is the signal ground return path of the LTM4681 internal controllers. SGND is not internally connected to GND. Connect SGND to GND local to the LTM4681. See recommended layout.

V<sub>IN01</sub> (A5-A6, B5-B6, C5-C6, D5-D6, E5-E6, F5-F6, G5-G6, H5-H6, J5-J6, K5-K6): Positive Power Input to Channel 0 and 1 Switching Stages. Provide sufficient decoupling capacitance in the form of multilayer ceramic capacitors (MLCCs) and low ESR electrolytic (or equivalent) to handle reflected input current ripple from the step-down switching stage. MLCCs should be placed as close to the LTM4681 as physically possible. See Layout Recommendations in the Applications Information section.

V<sub>IN23</sub> (N5-N6, P5-P6, R5-R6, T5-T6, U5-U6, V5-V6, W5-W6, Y5-Y6, AA5-AA6, AB5-AB6): Positive Power Input to Channel 2 and 3 Switching Stages. Provide sufficient decoupling capacitance in the form of MLCCs and low ESR electrolytic (or equivalent) to handle reflected input current ripple from the step-down switching stage. MLCCs should be placed as close to the LTM4681 as physically possible. See Layout Recommendations in the Applications Information section.

**SWO (C1-C2, D1-D2, E1-E2):** Switching Node of Channel O Step-Down Converter Stage. Used for test purposes or EMI-snubbing. May be routed a short distance to a local test point to monitor switching action of channel O, if desired, but do not route near any sensitive signals; otherwise, leave electrically isolated (open).

**SW1 (G1-G2, H1-H2, J1-J2):** Switching Node of Channel 1 Step-Down Converter Stage. Used for test purposes or EMI-snubbing. May be routed a short distance to a local test point to monitor switching action of channel 1, if desired, but do not route near any sensitive signals; otherwise, leave open.

**SW2 (P1-P2, R1-R2, T1-T2):** Switching Node of Channel 2 Step-Down Converter Stage. Used for test purposes or EMI-snubbing. May be routed a short distance to a local test point to monitor switching action of channel 2, if desired, but do not route near any sensitive signals; otherwise, leave open.

**SW3 (V1-V2, W1-W2, Y1-Y2):** Switching Node of Channel 3 Step-Down Converter Stage. Used for test purposes or EMI-snubbing. May be routed a short distance to a local test point to monitor switching action of channel 3, if desired, but do not route near any sensitive signals; otherwise, leave open.

 $\textbf{SV}_{\textbf{IN}\_\textbf{01}}$  (J8): Input Supply for LTM4681's Internal Control IC for channel 0 and 1. In most applications,  $SV_{\textbf{IN}\_\textbf{01}}$  connects to  $V_{\textbf{IN}\textbf{01}}$ .  $SV_{\textbf{IN}\_\textbf{01}}$  can be operated from an auxiliary supply separate from  $V_{\textbf{IN}\textbf{01}}$  for powering the  $V_{\textbf{IN}\textbf{01}}$  from a lower supply like 6V. The  $SV_{\textbf{IN}\_\textbf{01}}$  pin has an offboard  $1\Omega$  and  $1\mu\text{F}$  decoupling capacitor. The  $1\Omega$  resistor is used to measure the actual control chip current. See MFR\_READ\_ICHIP and MFR\_ADC\_CONTROL COMMAND section. When operating from 4.5V to 5.75V with no auxiliary bias supply, then the main input supply should connect to  $SV_{\textbf{IN}\_\textbf{01}}$  and  $INTV_{\textbf{CC}\_\textbf{01}}$ . See Test Circuit 2 for an example. In this configuration, the ICHIP current will not be relevant since  $INTV_{\textbf{CC}\_\textbf{01}}$  is connected to  $SV_{\textbf{IN}\_\textbf{01}}$ .

**SV**<sub>IN\_23</sub> **(P11)**: Input Supply for LTM4681's Internal Control IC for channel 2 and 3. In most applications, SV<sub>IN\_23</sub> connects to V<sub>IN\_23</sub>. SV<sub>IN\_23</sub> can be operated from an auxiliary supply separate from V<sub>IN23</sub> for powering the V<sub>IN23</sub> from a lower supply like 6V. The SV<sub>IN\_23</sub> pin has an offboard  $1\Omega$  and  $1\mu$ F decoupling capacitor. The  $1\Omega$  resistor is used to measure the actual control chip current. See MFR\_READ\_ICHIP and MFR\_ADC\_CONTROL COMMAND section. When operating from 4.5V to 5.75V with no auxiliary bias supply, then the main input supply should connect to SV<sub>IN\_23</sub> and INTV<sub>CC\_23</sub>. See Test Circuit 2 for an example. In this configuration, the I<sub>CHIP</sub> current will not be relevant since INTV<sub>CC\_23</sub> is connected to SV<sub>IN\_23</sub>.

 $V_{IN\_VBIAS}$  (N9): Input pin to the internal step down regulator that produces 5.5V ( $V_{BIAS}$  pin) to power both internal controllers to reduce power dissipation after power up. Each internal controller has an INTV<sub>CC\\_01</sub> or INTV<sub>CC\_23</sub> regulator that is powered from  $SV_{IN\_01}$  or  $SV_{IN\_23}$ . To eliminate this power loss through these linear regulators, the  $V_{BIAS}$  powers both at very high efficiency.

**RUNP (N11):** This pin enables the Internal 5.5V  $V_{BIAS}$  Step Down Regulator. Pulling this pin above 0.85V will enable the Internal regulator. The pin is rated to  $V_{IN}$ , so tie to  $V_{IN}$  to enable, and tie to GND to disable. When the input voltage is between 4.5V to 5.75V, pull the RUNP pin to GND, and connect  $SV_{IN\_01}$  and  $SV_{IN\_23}$  to  $INTV_{CC\_01}$  and  $INTV_{CC\_23}$  respectively.

 $V_{BIAS}$  (N10): 5.5V step down output that powers both internal controllers to reduce power loss. Provide a 22μF ceramic bypass capacitor on this pin to GND.  $SV_{IN_01}$  and  $SV_{IN_23}$  must be higher than 7V for this  $V_{BIAS}$  to supply the controllers. When the input voltage is between 4.5V to 5.75V, pull the RUNP pin to GND, and connect  $SV_{IN_01}$  and  $SV_{IN_23}$  to  $INTV_{CC_01}$  and  $INTV_{CC_23}$ , respectively. Powering up the  $V_{BIAS}$  regulator with the  $SV_{IN_01}$  and  $SV_{IN_23}$  greater than 7V will power the  $INTV_{CC_01}$ ,  $INTV_{CC_02}$ , the  $V_{DD33_01}$ ,  $V_{DD33_23}$ ,  $V_{DD25_01}$ , and  $V_{DD25_23}$  from  $V_{BIAS}$ . Otherwise these sources will get their power from  $SV_{IN_01}$  and  $SV_{IN_23}$ . This will allow programming each internal controller's EEPROM with the power regulator channels in the off position.

 $I_{IN\_01}^+$  (H10): Positive Current Sense Amplifier Input. If the input current sense amplifier is not used, this pin must be shorted to the  $I_{IN\_01}^-$  and  $SV_{IN\_01}$  pin. See Applications Information section for detail about the input current sensing.

 $I_{IN\_01}^-$  (J10): Negative Current Sense Amplifier Input. If the input current sense amplifier is not used, this pin must be shorted to the  $I_{IN\_01}^+$  and  $SV_{IN\_01}$  pin. See Applications Information section for detail about the input current sensing.

 $I_{IN\_23}^+$  (R9): Positive Current Sense Amplifier Input. If the input current sense amplifier is not used, this pin must be shorted to the  $I_{IN\_23}^-$  and  $SV_{IN\_23}$  pin. See Applications Information section for detail about the input current sensing.

 $I_{IN\_23}^-$  (P9): Negative Current Sense Amplifier Input. If the input current sense amplifier is not used, this pin must be shorted to the  $I_{IN\_23}^+$  and  $SV_{IN\_23}$  pin. See Applications Information section for detail about the input current sensing.

INTV<sub>CC\_01</sub> (J9): Internal Regulator, 5.5V Output. When operating the LTM4681 from  $5.75V \le SV_{IN\_01} \le 16V$ , an internal LDO generates INTV<sub>CC\_01</sub> from  $SV_{IN\_01}$  to bias internal control circuits and the MOSFET drivers of the LTM4681's channel 0 and 1. An external  $4.7\mu F$  ceramic decoupling capacitor is required. INTV<sub>CC\_01</sub> is on regulated regardless of the RUNn pin state. When operating the LTM4681 with  $4.5V \le SV_{IN\_01} < 5.75V$ , INTV<sub>CC\_01</sub> must be electrically shorted to  $SV_{IN\_01}$ , and the RUNP pin must be pulled to GND.  $V_{BIAS}$  takes over after startup when the input voltage is greater than 7V.

INTV<sub>CC\_23</sub> (P10): Internal Regulator, 5.5V Output. When operating the LTM4681 from  $5.75V \le SV_{IN\_23} \le 16V$ , an internal LDO generates INTV<sub>CC\_23</sub> from  $SV_{IN\_23}$  to bias internal control circuits and the MOSFET drivers of the LTM4681's channel 2 and 3. An external  $4.7\mu F$  ceramic decoupling i capacitor s required. INTV<sub>CC\_23</sub> is on regulated regardless of the RUNn pin state. When operating the LTM4681 with  $4.5V \le SV_{IN\_23} < 5.75V$ , INTV<sub>CC\_23</sub> must be electrically shorted to  $SV_{IN\_23}$ , and the RUNP pin must be pulled to GND.  $V_{BIAS}$  takes over after startup when the input voltage is greater than 7V.

**V**<sub>DD33\_01</sub> **(E8):** Internally Generated 3.3V Power Supply Output Pin for Channel 0 and 1 Circuits. This pin should only be used to provide external current for the pull-up resistors required for FAULT\_nn, SHARE\_CLK\_nn, and SYNC\_nn, and may be used to provide external current for pull-up resistors on RUNn, SDA\_nn, SCL\_nn, ALERT\_nn and PGOODn. Where nn is either 0,1 or 2,3 channels, and n is the actual channel. No external decoupling is required. VDD33\_01 can be powered from VBIAS, such that this controller 1 can be programmed with RUNn low.

**V**<sub>DD33\_23</sub> **(Y10):** Internally Generated 3.3V Power Supply Output Pin for Channel 2 and 3 Circuits. This pin should only be used to provide external current for the pull-up resistors required for FAULT\_nn, SHARE\_CLK\_nn, and SYNC\_nn, and may be used to provide external current for pull-up resistors on RUNn, SDA\_nn, SCL\_nn, ALERT\_nn and PGOODn. Where nn is either 0,1 or 2,3 channels, and n is the actual channel. No external decoupling is required. VDD33\_23 can be powered from VBIAS, such that this controller 2 can be programmed with RUNn low.

**V**<sub>DD25\_01</sub> **(C8):** Internally Generated 2.5V Power Supply Output Pin for Channel 0 and 1 Circuits. Do not load this pin with external current; it is used strictly to bias internal logic and provides current for the internal pull-up resistors connected to the configuration-programming pins. No external decoupling is required.

**V**<sub>DD25\_23</sub> **(AB11)**: Internally Generated 2.5V Power Supply Output Pin for Channel 2 and 3 Circuits. Do not load this pin with external current; it is used strictly to bias internal logic and provides current for the internal pull-up resistors connected to the configuration-programming pins. No external decoupling is required.

**ASEL 01 (B9):** Serial Bus Address Configuration Pin for Channel 0 and 1 Controller. On any given I<sup>2</sup>C/SMBus serial bus segment, every device must have its own unique slave address. If this pin is left open, the LTM4681 powers up to its default slave address of 0x4E (hexadecimal), i.e., 1001110b (industry-standard convention is used throughout this document: 7-bit slave addressing). The lower four bits of the LTM4681's slave address can be altered from this default value by connecting a resistor from this pin to SGND. Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state. It is recommended to use a resistor to set the address. The ASEL 01 address will be used to address channels 0 and 1, and a different ASEL 23 address will be used to address channels 2 and 3. For addressed ASEL 01, Page 0x00 corresponds to channel 0 and Page 0x01 corresponds to Channel 1. See PAGE description section. The GUI will represent Channel 0 as U0:A0 and Channel 1 as U0:A1. See Page 67.

**ASEL\_23 (AA10):** Serial Bus Address Configuration Pin for Channel 2 and 3 Controller. On any given I<sup>2</sup>C/SMBus serial bus segment, every device must have its own unique slave address. If this pin is left open, the LTM4681 powers up to its default slave address of 0x4F (hexadecimal), i.e., 1001111b (industry-standard convention is used throughout this document: 7-bit slave addressing). The lower four bits of the LTM4681's slave address can be altered from this default value by connecting a resistor from this pin to SGND. Minimize capacitance—especially when the pin is left open—to assure accurate detection

of the pin state. It is recommended to use a resistor to set the address. The ASEL\_23 address will be used to address channels 2 and 3, and a different ASEL\_01 address will be used to address channels 0 and 1. For addressed ASEL\_23, Page 0x00 corresponds to channel 2 and Page 0x01 corresponds to Channel 3. See PAGE description section. The GUI will represent Channel 2 as U1:B0 and Channel 3 as U1:B1. See Page 67.

**FSWPH 01 CFG (A9):** Switching Frequency, Channel Phase-Interleaving Angle and Phase Relationship to SYNC Configuration Pin for Channel 0 and 1. If this pin is left open—or, if the LTM4681 is configured to ignore pinstrap (R<sub>CONFIG</sub>) resistors, i.e., MFR CONFIG ALL[6] = 1b—then LTM4681's switching frequency (FREQUENCY\_ SWITCH) and channel phase relationships (with respect to the SYNC clock; MFR PWM CONFIG[2:0]) are dictated at SV<sub>IN 01</sub> power-up according to the LTM4681's NVM contents for channel 0 and 1. Default factory values are: 350kHz operation; channel 0 at 0°; and channel 1 at 180°C (convention throughout this document: a phase angle of 0° means the channel's switch node rises coincident with the falling edge of the SYNC pulse). Connecting a resistor divider from 2.5V to SGND (and using the factory-default NVM setting of MFR CONFIG ALL[6] = 0b) allows a convenient way to configure multiple LTM4681s with identical NVM contents for different switching frequencies of operation and phase interleaving angle settings of intraand extra-module-paralleled channels—all, without GUI intervention or the need to custom pre-program module NVM contents. (See the Applications Information section.) Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state.

**FSWPH\_23\_CFG (AA9):** Switching Frequency, Channel Phase-Interleaving Angle and Phase Relationship to SYNC Configuration Pin for Channel 2 and 3. If this pin is left open—or, if the LTM4681 is configured to ignore pinstrap ( $R_{CONFIG}$ ) resistors, i.e., MFR\_CONFIG\_ALL[6] = 1b—then LTM4681's switching frequency (FREQUENCY\_SWITCH) and channel phase relationships (with respect to the SYNC clock; MFR\_PWM\_CONFIG[2:0]) are dictated at  $SV_{IN\_23}$  power-up according to the LTM4681's NVM contents for channel 2 and 3. Default factory values

are: 350kHz operation; channel 2 at 0°; and channel 3 at 180°C (convention throughout this document: a phase angle of 0° means the channel's switch node rises coincident with the falling edge of the SYNC pulse). Connecting a resistor divider from 2.5V to SGND (and using the factory-default NVM setting of MFR\_CONFIG\_ALL[6] = 0b) allows a convenient way to configure multiple LTM4681s with identical NVM contents for different switching frequencies of operation and phase interleaving angle settings of intraand extra-module-paralleled channels—all, without GUI intervention or the need to custom pre-program module NVM contents. (See the Applications Information section.) Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state.

**VOUTO\_CFG (A8):** Output Voltage Select Pin for V<sub>OUTO</sub>, Coarse Setting. If the VOUTO\_CFG and VTRIMO\_CFG pins are both left open—or, if the LTM4681 is configured to ignore pin-strap (R<sub>CONFIG</sub>) resistors, i.e., MFR\_CONFIG\_ ALL[6] = 1b—then the LTM4681s target  $V_{OUTO}$  output voltage setting (VOUT\_COMMANDO) and associated power-good and OV/UV warning and fault thresholds are dictated at SV<sub>IN 01</sub> power-up according to the LTM4681's NVM contents. A resistor divider connected to 2.5V and to SGND (see Table 1)—in combination with resistor pin settings on VTRIMO CFG, and using the factory-default NVM setting of MFR\_CONFIG\_ALL[6] = 0b—can be used to configure the LTM4681's channel 0 output to powerup to a VOUT COMMAND value (and associated output voltage monitoring and protection/fault-detection thresholds) different from those of NVM contents. (See the Applications Information section.) Connecting resistor(s) from VOUTO CFG to SGND and/or VTRIMO CFG to SGND in this manner allows a convenient way to configure multiple LTM4681s with identical NVM contents for different output voltage settings all without GUI intervention or the need to custom-preprogram module NVM contents. Minimize capacitance especially when the pin is left open to assure accurate detection of the pin state. Note that use of R<sub>CONFIG</sub>s on VOUTO\_CFG/VTRIMO\_CFG can affect the V<sub>OUTO</sub> range setting (MFR PWM MODEO[1]) and loop gain. For addressed ASEL\_01, Page 0x00 corresponds to channel 0 and Page 0x01 corresponds to Channel 1. See PAGE description section.

VTRIMO\_CFG (D9): Output Voltage Select Pin for  $V_{OUTO}$ , Fine Setting. Works in combination with VOUTO\_CFG to affect the VOUT\_COMMAND (and associated output voltage monitoring and protection/fault-detection thresholds) of channel 0, at  $SV_{IN\_01}$  power-up. (See VOUTO\_CFG and the Applications Information section.) A resistor divider from 2.5V to SGND connected to the pin will set the TRIM value. See Table 2. Minimize capacitance especially when the pin is left open to assure accurate detection of the pin state. Note that use of  $R_{CONFIGS}$  on VOUTO\_CFG/VTRIMO\_CFG can affect the  $V_{OUTO}$  range setting (MFR\_PWM\_MODE0[1]) and loop gain. For addressed ASEL\_01, Page 0x00 corresponds to channel 0 and Page 0x01 corresponds to Channel 1. See PAGE command description section.

**VOUT1\_CFG (B8):** Output Voltage Select Pin for V<sub>OUT1</sub>, Coarse Setting. If the VOUT1\_CFG and VTRIM1\_CFG pins are both left open—or, if the LTM4681 is configured to ignore pin-strap (R<sub>CONFIG</sub>) resistors, i.e., MFR\_CONFIG\_ ALL[6] = 1b—then the LTM4681s target  $V_{OUT1}$  output voltage setting (VOUT\_COMMAND1) and associated power-good and OV/UV warning and fault thresholds are dictated at SV<sub>IN 01</sub> power-up according to the LTM4681's NVM contents. A resistor divider connected to 2.5V and to SGND to this pin—in combination with resistor pin settings on VTRIM1\_CFG, and using the factory-default NVM setting of MFR\_CONFIG\_ALL[6] = 0b—can be used to configure the LTM4681's channel 1 output to powerup to a VOUT\_COMMAND value (and associated output voltage monitoring and protection/fault-detection thresholds) different from those of NVM contents. (See the Applications Information section.) Connecting resistor(s) from VOUT1 CFG to SGND and/or VTRIM1 CFG to SGND in this manner allows a convenient way to configure multiple LTM4681s with identical NVM contents for different output voltage settings all without GUI intervention or the need to custom-preprogram module NVM contents. Minimize capacitance especially when the pin is left open to assure accurate detection of the pin state. Note that use of R<sub>CONFIG</sub>S on VOUT1 CFG/VTRIM1 CFG can affect the V<sub>OUT1</sub> range setting (MFR\_PWM\_MODE1[1]) and loop gain. For addressed ASEL 01, Page 0x00 corresponds to channel 0 and Page 0x01 corresponds to Channel 1. See PAGE description section.

**VTRIM1\_CFG (C9):** Output Voltage Select Pin for  $V_{OUT1}$ , Fine Setting. Works in combination with VOUT1\_CFG to affect the VOUT\_COMMAND (and associated output voltage monitoring and protection/fault-detection thresholds) of channel 1, at  $SV_{IN\_01}$  power-up. (See VOUT1\_CFG and the Applications Information section.) A resistor divider from 2.5V to SGND connected to the pin will set the TRIM value. See Table 2. Minimize capacitance especially when the pin is left open to assure accurate detection of the pin state. Note that use of  $R_{CONFIGS}$  on  $VOUT1\_CFG/VTRIM1\_CFG$  can affect the  $V_{OUT1}$  range setting (MFR\_PWM\_MODE1[1]) and loop gain. For addressed ASEL\_01, Page 0x00 corresponds to channel 0 and Page 0x01 corresponds to Channel 1. See PAGE description section.

**VOUT2\_CFG (AA8):** Output Voltage Select Pin for V<sub>OUT2</sub>, Coarse Setting. If the VOUT2\_CFG and VTRIM2\_CFG pins are both left open—or, if the LTM4681 is configured to ignore pin-strap (R<sub>CONFIG</sub>) resistors, i.e., MFR\_CONFIG\_ ALL[6] = 1b—then the LTM4681s target  $V_{OUT2}$  output voltage setting (VOUT\_COMMANDO) and associated power-good and OV/UV warning and fault thresholds are dictated at SV<sub>IN 23</sub> power-up according to the LTM4681's NVM contents. A resistor divider connected to 2.5V and to SGND to this pin—in combination with resistor pin settings on VTRIM2 CFG, and using the factory-default NVM setting of MFR\_CONFIG\_ALL[6] = 0b—can be used to configure the LTM4681's channel 2 output to powerup to a VOUT COMMAND value (and associated output voltage monitoring and protection/fault-detection thresholds) different from those of NVM contents. (See the Applications Information section.) Connecting resistor(s) from VOUT2 CFG to SGND and/or VTRIM2 CFG to SGND in this manner allows a convenient way to configure multiple LTM4681s with identical NVM contents for different output voltage settings all without GUI intervention or the need to custom-preprogram module NVM contents. Minimize capacitance especially when the pin is left open to assure accurate detection of the pin state. Note that use of R<sub>CONFIG</sub>s on VOUT2\_CFG/VTRIM2\_CFG can affect the  $V_{OUT2}$  range setting (MFR PWM MODE0[1]) and loop gain. For addressed ASEL\_23, Page 0x00 corresponds to channel 2 and Page 0x01 corresponds to Channel 3. See PAGE description section.

VTRIM2\_CFG (AB10): Output Voltage Select Pin for  $V_{OUT2}$ , Fine Setting. Works in combination with VOUT2\_CFG to affect the VOUT\_COMMAND (and associated output voltage monitoring and protection/fault-detection thresholds) of channel 2, at  $SV_{IN\_23}$  power-up. (See VOUT2\_CFG and the Applications Information section.) A resistor divider from 2.5V to SGND connected to the pin will set the TRIM value. See Table 2. Minimize capacitance especially when the pin is left open to assure accurate detection of the pin state. Note that use of  $R_{CONFIGS}$  on  $VOUT2\_CFG/VTRIM2\_CFG$  can affect the  $V_{OUT2}$  range setting (MFR\_PWM\_MODE0[1]) and loop gain. For addressed ASEL\_23, Page 0x00 corresponds to channel 2 and Page 0x01 corresponds to Channel 3. See PAGE description section.

**VOUT3\_CFG (AB8):** Output Voltage Select Pin for V<sub>OUT3</sub>, Coarse Setting. If the VOUT3\_CFG and VTRIM3\_CFG pins are both left open—or, if the LTM4681 is configured to ignore pin-strap (R<sub>CONFIG</sub>) resistors, i.e., MFR\_CONFIG\_ ALL[6] = 1b—then the LTM4681s target  $V_{OUT3}$  output voltage setting (VOUT\_COMMAND1) and associated power-good and OV/UV warning and fault thresholds are dictated at SV<sub>IN 23</sub> power-up according to the LTM4681's NVM contents. A resistor divider connected to 2.5V and to SGND to this pin—in combination with resistor pin settings on VTRIM3 CFG, and using the factory-default NVM setting of MFR CONFIG ALL[6] = 0b—can be used to configure the LTM4681's channel 3 output to powerup to a VOUT COMMAND value (and associated output voltage monitoring and protection/fault-detection thresholds) different from those of NVM contents. (See the Applications Information section.) Connecting resistor(s) from VOUT3 CFG to SGND and/or VTRIM3 CFG to SGND in this manner allows a convenient way to configure multiple LTM4681s with identical NVM contents for different output voltage settings all without GUI intervention or the need to custom-preprogram module NVM contents. Minimize capacitance especially when the pin is left open to assure accurate detection of the pin state. Note that use of R<sub>CONFIG</sub>s on VOUT3\_CFG/VTRIM3\_CFG can affect the V<sub>OUT3</sub> range setting (MFR PWM MODE1[1]) and loop gain. For addressed ASEL\_23, Page 0x00 corresponds to channel 2 and Page 0x01 corresponds to Channel 3. See PAGE description section.

**VTRIM3\_CFG (AB9):** Output Voltage Select Pin for  $V_{OUT3}$ , Fine Setting. Works in combination with VOUT3\_CFG to affect the VOUT\_COMMAND (and associated output voltage monitoring and protection/fault-detection thresholds) of channel 3, at  $SV_{IN\_23}$  power-up. (See VOUT3\_CFG and the Applications Information section.) A resistor divider from 2.5V to SGND connected to the pin will set the TRIM value. See Table 2. Minimize capacitance especially when the pin is left open to assure accurate detection of the pin state. Note that use of  $R_{CONFIGS}$  on  $VOUT3\_CFG/VTRIM3\_CFG$  can affect the  $V_{OUT3}$  range setting (MFR\_PWM\_MODE0[1]) and loop gain. For addressed ASEL\_23, Page 0x00 corresponds to channel 2 and Page 0x01 corresponds to Channel 3. See PAGE description section.

RUNO, RUN1 (B10, B11 Respectively): Enable Run Input for Channels 0 and 1, respectively. Open-drain input and output. Logic high on these pins enables the respective outputs of the LTM4681. These open-drain output pins hold the pin low until the LTM4681 is out of reset and SV<sub>IN 01</sub> is detected to exceed V<sub>IN 0N</sub>. A pull-up resistor to 3.3V is required in the application. The LTM4681 pulls RUNO and/or RUN1 low, as appropriate, when a global fault and/or channel-specific fault occurs whose fault response is configured to latch off and cease regulation; issuing a CLEAR\_FAULTS command via I2C or powercycling  $SV_{IN}$  01 is necessary to restart the module, in such cases. Do not pull RUN logic high with a low impedance source. INTV<sub>CC</sub> is active when SVIN 01 is above UVLO. This provides power to the VDD33 and VDD25 to allow programming the EERROM.

**RUN2**, **RUN3 (Y9, Y8)**: Enable Run Input for Channels 2 and 3, respectively. Open-drain input and output. Logic high on these pins enables the respective outputs of the LTM4681. These open-drain output pins hold the pin low until the LTM4681 is out of reset and  $SV_{IN\_23}$  is detected to exceed  $V_{IN\_ON}$ . A pull-up resistor to 3.3V is required in the application. The LTM4681 pulls RUN2 and/or RUN3 low, as appropriate, when a global fault and/or channel-specific fault occurs whose fault response is configured to latch off and cease regulation; issuing a CLEAR\_FAULTS command via  $I^2C$  or power-cycling  $SV_{IN\_23}$  is necessary to restart the module, in such cases. Do not pull RUN

logic high with a low impedance source. INTV<sub>CC</sub> is active when SVIN\_23 is above UVLO. This provides power to the VDD33 and VDD25 to allow programming the EEPROM.

**PGOODO**, **PGOOD1**, **PGOOD2**, **PGOOD3** (H9, H8, R10, **T10**): Power Good Indicator Outputs. Open-drain logic output that is pulled to ground when the output exceeds the UV and OV regulation window. The output is deglitched by an internal 100µs filter. A pull-up resistor to 3.3V is required in the application.

FAULTO, FAULT1, FAULT2, FAULT3 (A11, A10, V10, W10): Digital Programmable FAULT Inputs and Outputs. Open-drain output. A pull-up resistor to 3.3V is required in the application.

COMP0b, COMP1b, COMP2b, COMP3b (G10, F9, T9, W11): Current Control Threshold and Error Amplifier Compensation Nodes. Each associated channel's current comparator tripping threshold increases with its compensation voltage. Each channel has a 22pF to SGND.

**COMP0a, COMP1a, COMP2a, COMP3a (G11, G9, T8, V11):** Loop Compensation Nodes. The internal PWM loop compensation resistors  $R_{COMPn}$  of the LTM4681 can be adjusted using bit[4:0] of the MFR\_PWM\_COMP command. The transconductance of the LTM4681 PWM error amplifier can be adjusted using bit[7:5] of the MFR\_PWM\_COMP command. These two loop compensation parameters can be programmed when device is in operation. Refer to the Programmable Loop Compensation subsection in the Applications Information section for further details. See Figure 1.

**SYNC\_01, SYNC\_23 (D11,V9):** External Clock Synchronization Input and Open-Drain Output Pin. If an external clock is present at this pin, the switching frequency will be synchronized to the external clock. If clock master mode is enabled, this pin will pull low at the switching frequency with a 500ns pulse to ground. A resistor pull-up to 3.3V is required in the application if the LTM4681 is the master.

**SCL\_01**, **SCL\_23** (**D10**, **W9**): Serial Bus Clock Open-Drain Input (Can Be an Input and Output, if Clock Stretching is Enabled). A pull-up resistor to 3.3V is required in the

application for digital communication to the SMBus master(s) that nominally drive this clock. The LTM4681 will never encounter scenarios where it would need to engage clock stretching unless SCL communication speeds exceed 100kHz—and even then, LTM4681 will not clock stretch unless clock stretching is enabled by means of setting MFR\_CONFIG\_ALL[1] = 1b. The factory-default NVM configuration setting has MFR\_CONFIG\_ALL[1] = 0b: clock stretching disabled. If communication on the bus at clock speeds above 100kHz is required, the user's SMBus master(s) needs to implement clock stretching support to assure solid serial bus communications, and only then should MFR\_CONFIG\_ALL[1] be set to 1b. When clock stretching is enabled, SCL becomes a bidirectional, open-drain output pin on LTM4681.

**SDA\_01**, **SDA\_23** (**C10**, **V8**): Serial Bus Data Open-Drain Input and Output. A pull-up resistor to 3.3V is required in the application. SDA\_01 is for Channel 0 and 1, and SDA\_23 is for Channel 2 and 3.

ALERT\_01, ALERT\_23 (C11, W8): Open-Drain Digital Output. A pull-up resistor to 3.3V is required in the

application only if SMBALERT interrupt detection is implemented in one's SMBus system.

SHARE\_CLK\_01, SHARE\_CLK\_23 (D8, AA11): Share Clock, Bidirectional Open-Drain Clock Sharing Pin. Nominally 100kHz. Used for synchronizing the time base between multiple LTM4681s (and any other Analog Devices products with a SHARE\_CLK pin)—to realize well-defined rail sequencing and rail tracking. Tie the SHARE\_CLK pins of all such devices together; all devices with a SHARE\_CLK pin will synchronize to the fastest clock. A pull-up resistor to 3.3V is only required when synchronizing the time base between devices.

TSNS0, TSNS1, TSNS2, TSNS3 (E11, E10, U8, U9): Power stage temperature monitors for the 4channels. See Applications Information section.

WP\_01, WP\_23 (E9, Y11): Write Protect Pin, Active High. An internal  $10\mu A$  current source pulls this pin to  $V_{DD33}$ . If WP is open circuit or logic high, only  $I^2C$  writes to PAGE, OPERATION, CLEAR\_FAULTS, MFR\_CLEAR\_PEAKS and MFR\_EE\_UNLOCK are supported. Additionally, Individual faults can be cleared by writing 1b's to bits of interest in registers prefixed with STATUS. If WP is low,  $I^2C$  writes are unrestricted.

### SIMPLIFIED BLOCK DIAGRAM




Figure 2. Simplified LTM4681 Block Diagram of the 1/2 Function

## **DECOUPLING REQUIREMENTS** $T_A = 25^{\circ}C$ . Using Figure 2 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C <sub>INH</sub>	External High Frequency Input Capacitor Requirement $(5.75 \text{V} \leq \text{V}_{\text{IN}} \leq 16 \text{V}, \text{V}_{\text{OUT}n} \text{ Commanded to } 1.000 \text{V})$	I <sub>OUT0</sub> = 31.25A I <sub>OUT1</sub> = 31.25A		100 100		μF μF
$C_{OUTn}$	External High Frequency Output Capacitor Requirement $(5.75 \text{V} \leq \text{V}_{\text{IN}} \leq 16 \text{V}, \text{V}_{\text{OUT}_{D}} \text{Commanded to } 1.000 \text{V})$	I <sub>OUT0</sub> = 31.25A I <sub>OUT1</sub> = 31.25A		800 800		μF μF

### **FUNCTIONAL DIAGRAM**






Figure 3. Functional LTM4681 Block Diagram

### **TEST CIRCUITS**



Test Circuit 1.

### **TEST CIRCUITS**



Test Circuit 2.

#### POWER MODULE INTRODUCTION

The LTM4681 is a highly configurable guad 31.25A output standalone nonisolated switching mode step-down DC/DC power supply with built-in EEPROM NVM (nonvolatile memory) with ECC and I<sup>2</sup>C-based PMBus/SMBus 2-wire serial communication interface capable of 400kHz SCL bus speed. Four output voltages can be regulated (VOLITO, VOLIT1, VOLIT2, VOLIT3) with a few external input and output capacitors and pull-up resistors. Readback telemetry data of input and output voltages and input and output currents, and module temperatures are continually digitized cyclically by an integrated 16-bit ADC (analog-todigital converter). Many fault thresholds and responses are customizable. Data can be autonomously saved to EEPROM when a fault occurs, and the resulting fault log can be retrieved over I<sup>2</sup>C at a later time, for analysis. See Figure 2 and Figure 3 for Block Diagrams. One controller for channels 0 and 1, 2nd controller for channels 2 and 3.

#### POWER MODULE OVERVIEW, MAJOR FEATURES

Major Features Include:

- Dedicated Power Good Indicators
- Direct Input and Chip Current Sensing
- Programmable Loop Compensation Parameters
- T<sub>INIT</sub> Start-Up Time: 30ms
- PWM Synchronization Circuit, (See Frequency and Phasing Section for Details)
- MFR\_ADC\_CONTROL for Fast ADC Sampling of One Parameter (as Fast as 8ms) (See PMBus Command for Details)
- Fully Differential Output Sensing for All Four Channels;
   V<sub>OUT0</sub>/V<sub>OUT1</sub>/V<sub>OUT2</sub>/V<sub>OUT3</sub> All Programmable Up to 3.3V
- Power-Up and Program EEPROM with V<sub>BIAS</sub>
- Input Voltage Up to 16V
- ΔV<sub>BE</sub> Temperature Sensing
- SYNC Contention Circuit (Refer to Frequency and Phase Section for Details)

- Fault Logging
- Programmable Output Voltage
- Programmable Input Voltage On and Off Threshold Voltage
- Programmable Current Limit
- Programmable Switching Frequency
- Programmable OV and UV Threshold voltage
- Programmable ON and Off Delay Times
- Programmable Output Rise/Fall Times
- Phase-Locked Loop for Synchronous PolyPhase Operation (2, 3, 4 or 6 Phases)
- Nonvolatile Configuration Memory with ECC
- Optional External Configuration Resistors for Key Operating Parameters
- Optional Time Base Interconnect for Synchronization Between Multiple Controllers
- WP Pin to Protect Internal Configuration
- Stand Along Operation After User Factory Configuration
- PMBus, Version 1.2, 400kHz Compliant Interface

The PMBus interface provides access to important power management data during system operation including:

- Internal Controller Temperature
- Internal Power Channel Temperature
- Average Output Current
- Average Output Voltage
- Average Input Voltage
- Average Input Current
- Average Chip Input Current from V<sub>IN</sub>
- Configurable, Latched and Unlatched Individual Fault and Warning Status

Individual channels are accessed through the PMBus using the PAGE command, i.e., PAGE 0 or 1.

Fault reporting and shutdown behavior are fully configurable. Four individual FAULTO, FAULT1, FAULT2, FAULT3, outputs are provided, both of which can be masked independently.

Six dedicated pins for ALERT\_01, ALERT\_23, PGOOD0, PGOOD1, PGOOD2, PGOOD3 functions are provided. The shutdown operation also allows all faults to be individually masked and can be operated in either unlatched (hiccup) or latched modes.

Individual status commands enable fault reporting over the serial bus to identify the specific fault event. Fault or warning detection includes the following:

- Output Undervoltage/Overvoltage
- Input Undervoltage/Overvoltage
- Input and Output Overcurrent
- Internal Overtemperature
- Communication, Memory or Logic (CML) Fault

#### **EEPROM WITH ECC**

The LTM4681 contains internal EEPROM with ECC (Error Correction Coding) to store user configuration settings and fault log information for channels 0 and 1. and channels 2 and 3. EEPROM endurance retention and mass write operation time are specified in the Electrical Characteristics and Absolute Maximum Ratings sections. Write operations above  $T_J = 85^{\circ}C$  are possible although the Electrical Characteristics are not guaranteed and the EEPROM will be degraded. Read operations performed at temperatures between -40°C and 125°C will not degrade the EEPROM. Writing to the EEPROM above 85°C will result in a degradation of retention characteristics. The fault logging function, which is useful in debugging system problems that may occur at high temperatures, only writes to fault log EEPROM locations. If occasional writes to these registers occur above 85°C, the slight degradation in the data retention characteristics of the fault log will not take away from the usefulness of the function.

It is recommended that the EEPROM not be written when the die temperature is greater than 85°C. If the die temperature exceeds 130°C, the LTM4681 will disable all EEPROM write operations. All EEPROM write operations will be re-enabled when the die temperature drops below 125°C. (The controller will also disable all the switching when the die temperature exceeds the internal overtemperature fault limit 160°C with a 10°C hysteresis).

The degradation in EEPROM retention for temperatures >125°C can be approximated by calculating the dimensionless acceleration factor using the following equation:

$$AF = e^{\left[\left(\frac{Ea}{k}\right) \cdot \left(\frac{1}{T_{USE} + 273} - \frac{1}{T_{STRESS} + 273}\right)\right]}$$

where:

AF = acceleration factor

Ea = activation energy = 1.4eV

 $k = 8.617 \cdot 10^{-5} \text{ eV/K}$ 

T<sub>USF</sub> = 125°C specified junction temperature

T<sub>STRESS</sub> = actual junction temperature in °C

Example: Calculate the effect on retention when operating at a junction temperature of 130°C for 10 hours.

 $T_{STRESS} = 130$ °C

 $T_{\rm HSF} = 125^{\circ} C$ ,

$$AF = e([(1.4/8.617 \cdot 10^{-5}) \cdot (1/398 - 1/403)]) = 1.66$$

The equivalent operating time at 125°C = 16.6 hours.

Thus the overall retention of the EEPROM was degraded by 6.6 hours as a result of operating at a junction temperature of 130°C for 10 hours. The effect of the overstress is negligible when compared to the overall EEPROM retention rating of 87,600 hours at a maximum junction temperature of 125°C.

The integrity of the entire onboard EEPROM is checked with a CRC calculation each time its data is to be read, such as after a power-on reset or execution of a RESTORE\_USER\_ ALL command. If a CRC error occurs, the CML bit is set in the STATUS\_BYTE and STATUS\_WORD commands, the EEPROM CRC Error bit in the STATUS\_MFR\_SPECIFIC command is set, and the ALERT and RUN pins pulled low (PWM channels off). At that point the device will only respond at special address 0x7C, which is activated only after an invalid CRC has been detected. The chip will also

respond at the global addresses 0x5A and 0x5B, but use of these addresses when attempting to recover from a CRC issue is not recommended. All power supply rails associated with either PWM channel of a device reporting an invalid CRC should remain disabled until the issue is resolved. See the Applications Information section or contact the factory for details on efficient in-system EEPROM programming, including bulk EEPROM Programming, which the LTM4681 also supports.

The LTM4681 contains two dual internal constant frequency current mode control buck regulators (channel 0 and channel 1, and channel 2 and 3) and whose power MOSFETs are capable of fast switching speed. Reference to the signal pins will be Name\_nn, where n is either 01 or 23, or with name n when referring to signal pins that are related to the actual channel. The factory NVM-default switching frequency clocks SYNC *nn* at 350kHz, to which the requlators synchronize their switching frequency. The default phase-interleaving angle between the channels is 180°. A pin-strapping resistor on FSWPH *nn* CFG configures the frequency of the SYNC *nn* clock (switching frequency) and the channel phase relationship of the channels to each other and with respect to the falling edge of the SYNC *nn* signal. (Most possible combinations of switching frequency and phase-angle assignments are settleable by resistor pin programming; see Table 3. Configure the LTM4681's NVM to implement settings not available by resistor-pin strapping.) When a FSWPH *nn* CFG pin-strap resistor sets the channel phase relationship of the LTM4681's channels, the SYNC *nn* clock is not driven by the module; instead, SYNC *nn* becomes strictly a high impedance input and channel switching frequency is then synchronized to SYNC *nn* provided by an externally-generated clock or sibling LTM4681 with pull-up resistor to  $V_{DD33}$  nn. Switching frequency and phase relationship can be altered via the I<sup>2</sup>C interface, but only when switching action is off, i.e., when the module is not regulating the outputs. See the Applications Information section for details.

Programmable analog feedback loop compensation for channel 0 to channel 3 is accomplished with a capacitor connection from COMPna to SGND, and a capacitor from COMPnb to SGND.) The COMPnb pin is for the high frequency gain roll off and is the g<sub>m</sub> amplifier output that has a programmable range, and the COMPna

pin has the programmable resistor range along with a capacitor to SGND that sets the frequency compensation. See Programmable Loop Compensation section. The LTM4681 module has sufficient stability margins and good transient performance with a wide range of output capacitors—even all-ceramic MLCCs. Table 13 provides guidance on input and output capacitors recommended for many common operating conditions along with the programmable compensation settings. The Analog Devices LTpowerCAD tool is available for transient and stability analysis, and experienced users who prefer to adjust the module's feedback loop compensation parameters can use this tool.

#### POWER-UP AND INITIALIZATION

The LTM4681 is designed to provide standalone supply sequencing and controlled turn-on and turn-off operation. It operates from a single input supply (4.5V to 16V) while three on-chip linear regulators generate internal 2.5V, 3.3V and 5.5V per controller. If  $V_{INnn}$  does not exceed 6V, and the  $V_{BIAS}$  pin is turned off, the INTV<sub>CC</sub>,  $V_{INnn}$  and  $SV_{IN\_nn}$  pins must be tied together. The controller configuration is initialized by an internal threshold based UVLO where  $V_{INnn}$  must be approximately 4V and the 5.5V, 3.3V and 2.5V linear regulators must be within approximately 20% of the regulated values. In addition to the power supply, a PMBus RESTORE\_USER\_ALL or MFR\_RESET command can initialize the part too.

The  $V_{BIAS}$  pin is the output of an internal 5.5V buck regulator to improve efficiency of the circuit and minimize power loss on the LTM4681. The  $V_{BIAS}$  pin must exceed approximately 4.8V, and  $V_{IN}$  must exceed 7V before the INTV<sub>CC</sub> LDO operates from the  $V_{BIAS}$  pin. The  $V_{BIAS}$  regulator is powered from  $V_{IN}$  VBIAS and enabled with RUNP.

During initialization, the external configuration resistors are identified and/or contents of the NVM are read into the controller's commands and the power train is held off. The RUNn and FAULTn and PGOODn are held low. The LTM4681 will use the contents of Table 1 thru Table 5 to determine the resistor defined parameters. See the Resistor Configuration section for more details. The resistor configuration pins only control some of the preset values of the controller.

The remaining values are programmed in NVM either at the factory or by the user.

If the configuration resistors are not inserted or if the ignore RCONFIG bit is asserted (bit 6 of the MFR\_CONFIG\_ALL configuration command), the LTM4681 will use only the contents of NVM to determine the DC/DC characteristics. The ASEL\_nn value read at power-up or reset is always respected unless the pin is open. The ASEL\_nn will set the bottom 4LSBs and the MSBs are set by NVM. See the Applications Information section for more details.

After the part has initialized, an additional comparator monitors  $V_{IN}$  through the  $SV_{IN\_nn}$  pins. The  $VIN\_ON$  threshold must be exceeded before the output power sequencing can begin. After  $V_{IN}$  is initially applied, the part will typically require 30ms to initialize and begin the  $TON\_DELAY$  timer. The readback of voltages and currents may require an additional 0ms to 90ms.

#### SOFT-START

The method of start-up sequencing described below is time-based. The part must enter the run state prior to softstart. The run pins are released by the LTM4681 after the part is initialized and SV<sub>IN</sub> nn is greater than the VIN\_ON threshold. If multiple LTM4681s are used in an application, they all hold their respective run pins low until all devices are initialized and SV<sub>IN</sub> nn exceeds the VIN\_ON threshold for every device. The SHARE CLK *nn* pin assures all the devices connected to the signal use the same time base. The SHARE\_CLK\_*nn* pin is held low until the part has been initialized after  $V_{IN}$  is applied. The LTM4681 can be set to turn-off (or remain off) if SHARE CLK nn is low (set bit 2 of MFR CHAN CONFIG to 1). This allows the user to assure synchronization across numerous LTC® devices even if the RUNn pins cannot be connected together due to board constraints. In general, if the user cares about synchronization between chips it is best not only to connect all the respective RUNn pins together but also to connect all the respective SHARE\_CLK\_nn pins together and pulled up to  $V_{DD33}$  nn with a 10k resistor. This assures all chips begin sequencing at the same time and use the same time base.

After the RUN*n* pins release and prior to entering a constant output voltage regulation state, the LTM4681 performs a monotonic initial ramp or "soft-start". Soft-start is performed by actively regulating the load voltage while digitally ramping the target voltage from OV to the commanded voltage set-point. Once the LTM4681 is commanded to turn on (after power up and initialization), the controller waits for the user specified turn-on delay (TON\_DELAY) prior to initiating this output voltage ramp. The rise time of the voltage ramp can be programmed using the TON RISE command to minimize inrush currents associated with the start-up voltage ramp. The soft-start feature is disabled by setting the value of TON RISE to any value less than 0.25ms. The LTM4681 PWM always uses discontinuous mode during the TON RISE operation. In discontinuous mode, the bottom MOSFET is turned off as soon as reverse current is detected in the inductor. This will allow the regulator to start up into a pre-biased load. When the TON MAX FAULT LIMIT is reached, the part transitions to continuous mode, if so programmed. If TON\_MAX\_FAULT\_LIMIT is set to zero, there is no time limit and the part transitions to the desired conduction mode after TON RISE completes and V<sub>OUTn</sub> has exceeded the VOUT\_UV\_FAULT\_LIMIT and IOUT\_OC is not present. However, setting TON MAX FAULT LIMIT to a value of 0 is not recommended.

#### TIME-BASED SEQUENCING

The default mode for sequencing the outputs on and off is time-based. Each output is enabled after waiting TON DELAY amount of time following either a RUN pin going high, a PMBus command to turn on or the V<sub>IN</sub> rising above a preprogrammed voltage. Off sequencing is handled in a similar way. To assure proper sequencing, make sure all ICs connect the SHARE CLK *nn* pin together and RUN*n* pins together. If the RUNn pins cannot be connected together for some reasons, set bit 2 of MFR\_CHAN\_ CONFIG to 1. This bit requires the SHARE CLK *nn* pin to be clocking before the power supply output can start. When the RUNn pin is pulled low, the LTM4681 will hold the pin low for the MFR RESTART DELAY. The minimum MFR RESTART DELAY is TOFF DELAY + TOFF FALL + 136ms. This delay assures proper sequencing of all rails. The LTM4681 calculates this delay internally and will not process a shorter delay. However, a longer commanded

MFR\_RESTART\_DELAY can be used by the part. The maximum allowed value is 65.52 seconds.

#### **VOLTAGE-BASED SEQUENCING**

The sequence can also be voltage-based. As shown in Figure 4, The PGOODn pin is asserted when the UV threshold is exceeded for each output. It is possible to feed the PGOODn pin from one LTM4681 channel into the RUNn pin of the next LTM4681 channel in the sequence, especially across multiple LTM4681s. The PGOODn has a 100 $\mu$ s filter. If the V<sub>OUTn</sub> voltage bounces around the UV threshold for a long period of time it is possible for the PGOODn output to toggle more than once. To minimize this problem, set the TON\_RISE time under 100ms.

If a fault in the string of rails is detected, only the faulted rail and downstream rails will fault off. The rails in the string of devices in front of the faulted rail will remain on unless commanded off.




Figure 4. Event (Voltage) Based Sequencing

#### SHUTDOWN

The LTM4681 supports two shutdown modes. The first mode is closed-loop shutdown response, with user defined turn-off delay (TOFF\_DELAY) and ramp down rate (TOFF\_FALL). The controller will maintain the mode of operation for TOFF\_FALL. The second mode is discontinuous conduction mode, the controller will not draw current from the load and the fall time will be set by the output capacitance and load current, instead of TOFF\_FALL.

The shutdown occurs in response to a fault condition or loss of SHARE\_CLK\_nn (if bit 2 of MFR\_CHAN\_ CONFIG is set to a 1) or  $V_{IN,n,n}$  falling below the VIN\_OFF threshold

or FAULT pulled low externally (if the MFR\_FAULT\_RESPONSE is set to inhibit). Under these conditions, the power stage is disabled in order to stop the transfer of energy to the load as quickly as possible. The shutdown state can be entered from the soft-start or active regulation states or through user intervention.

There are two ways to respond to faults; which are retry mode and latched off mode. In retry mode, the controller responds to a fault by shutting down and entering the inactive state for a programmable delay time (MFR RETRY DELAY). This delay minimizes the duty cycle associated with autonomous retries if the fault that causes the shutdown disappears once the output is disabled. The retry delay time is determined by the longer of the MFR\_RETRY\_ DELAY command or the time required for the regulated output to decay below 12.5% of the programmed value. If multiple outputs are controlled by the same  $\overline{\mathsf{FAULT}}n$ pin, the decay time of the faulted output determines the retry delay. If the natural decay time of the output is too long, it is possible to remove the voltage requirement of the MFR RETRY DELAY command by asserting bit 0 of MFR CHAN CONFIG. Alternatively, latched off mode means the controller remains latched-off following a fault and clearing requires user intervention such as toggling RUN*n* or commanding the part OFF then ON.

#### **LIGHT-LOAD CURRENT OPERATION**

The LTM4681 has two modes of operation: high efficiency discontinuous conduction mode or forced continuous conduction mode. Mode selection is done using the MFR\_PWM \_MODE command (discontinuous conduction is always the start-up mode, forced continuous is the default running mode).

If a controller is enabled for discontinuous operation, the inductor current is not allowed to reverse. The reverse current comparator's output turns off the bottom MOSFET just before the inductor current reaches zero, preventing it from reversing and going negative.

In forced continuous operation, the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined solely by the voltage on the COMP*n* pins. In this mode,

the efficiency at light loads is lower than in discontinuous mode operation. However, continuous mode exhibits lower output ripple and less interference with audio circuitry, but may result in reverse inductor current, which can cause the input supply to boost. The VIN\_OV\_FAULT\_LIMIT can detect this and turn off the offending channel. However, this fault is based on an ADC read and can take up to  $t_{CON-VERT}$  to detect. If there is a concern about the input supply boosting, keep the part in discontinuous conduction mode.

If the part is set to discontinuous mode operation, as the inductor average current increases, the controller will automatically modify the operation from discontinuous mode to continuous mode.

#### SWITCHING FREQUENCY AND PHASE

The switching frequency of the PWM can be established with an internal oscillator or an external time base. The internal phase-locked loop (PLL) synchronizes the PWM control to this timing reference with proper phase relation, whether the clock is provided internally or externally. The device can also be configured to provide the master clock to other devices through PMBus command, NVM setting, or external configuration resistors as outlined in Table 3.

As clock master, the LTM4681 will drive its open-drain SYNC\_nn pin at the selected rate with a pulse width of 500ns. An external pull-up resistor between SYNC\_nn and V<sub>DD33\_nn</sub> is required in this case. Only one device connected to SYNC\_nn should be designated to drive the pin. The LTM4681 will automatically revert to an external SYNC\_nn input, disabling its own SYNC\_nn, as long as the external SYNC\_nn frequency is greater than 80% of the programmed SYNC\_nn frequency. The external SYNC input shall have a duty cycle between 20% and 80%.

Whether configured to drive SYNC\_nn or not, the LTM4681 can continue PWM operation using its own internal oscillator if an external clock signal is subsequently lost.

The device can also be programmed to always require an external oscillator for PWM operation by setting bit 4 of MFR\_CONFIG\_ALL. The status of the SYNC driver circuit is indicated by bit 10 of MFR\_PADS.

The MFR\_PWM\_CONFIG command can be used to configure the phase of each channel. Desired phase can also

be set from EEPROM or external configuration resistors as outlined in Table 3. Designated phase is the relationship between the falling edge of SYNC and the internal clock edge that sets the PWM latch to turn on the top power switch. Additional small propagation delays to the PWM control pins will also apply. Both channels must be off before the FREQUENCY\_SWITCH and MFR\_PWM\_CONFIG commands can be written to the LTM4681.

The phase relationships and frequency options provide for numerous application options. Multiple LTM4681 modules can be synchronized to realize a PolyPhase array. In this case the phases should be separated by 360/n degrees, where n is the number of phases driving the output voltage rail.

#### PWM LOOP COMPENSATION

The internal PWM loop compensation resistors R<sub>COMP</sub> na of the LTM4681 can be adjusted using bit[4:0] of the MFR PWM COMP command for each controller.

The transconductance (gm) of the LTM4681 PWM error amplifier can be adjusted using bit[7:5] of the MFR\_PWM\_COMP command. These two loop compensation parameters can be programmed when device is in operation. Refer to the Programmable Loop Compensation subsection in the Applications Information section for further details.

#### **OUTPUT VOLTAGE SENSING**

All four channels in LTM4681 have differential amplifiers, which allow the remote sensing of the load voltage between V<sup>+</sup> and V<sup>-</sup> pins. The telemetry ADC is also fully differential and makes measurements between  $V_{OSNS}n^+$  and  $V_{OSNS}n^-$ voltages for both channels at the V<sup>+</sup> and V<sup>-</sup> pins, respectively. The maximum allowed 3.6V, but the LTM4681 design is limited to 3.3V.

#### INTV<sub>CC</sub>/V<sub>BIAS</sub> POWER

Power for the internal top and bottom MOSFET drivers and most other internal circuitry is derived from the INTV $_{\rm CC}$  pin. When the RUNP pin is shorted to GND and the V $_{\rm BIAS}$  is off, an internal 5.5V linear regulator supplies INTV $_{\rm CC}$ 

power from  $SV_{IN\_nn}$ . If  $V_{BIAS}$  is on at 5.5V output and  $V_{IN}$  is higher than 7.0V, the 5.5V regulator is turned off and an internal switch is turned on, connecting  $V_{BIAS}$ . Using the  $V_{BIAS}$  allows the  $INTV_{CC}$  power to be derived from a high efficiency internal source.  $V_{BIAS}$  can provide power to the internal 3.3V linear regulators when  $V_{IN}$  is present, which allows the LTM4681 controllers to be initialized and programmed even with channels off.

The INTV<sub>CC\_nn</sub> regulator is powered from the SV<sub>IN\_nn</sub> pin, the power through the IC is equal to SV<sub>IN\_nn</sub> • I<sub>INTVCCnn</sub>. The gate charge current is dependent on operating frequency. The INTV<sub>CC\_nn</sub> regulator can supply up to 100mA, and the typical INTV<sub>CC\_nn</sub> current for the LTM4681 is ~50mA. A 12V input voltage would equate to a difference of 7V per controller drop across the internal controller, when multiplied by 50mA equals a 350mW power loss. This loss can be eliminated by ultilizing the V<sub>BIAS</sub> regulator.

Do not tie  $INTV_{CC\_nn}$  on the LTM4681 to an external supply because  $INTV_{CC\_nn}$  will attempt to pull the external supply high and hit current limit, significantly increasing the die temperature.

For applications where  $V_{IN}$  is 5V, tie the  $SV_{IN\_nn}$  and  $INTV_{CC\_nn}$  pins together to the 5V input through a  $1\Omega$  resistor as shown in Test Circuit 2.

## OUTPUT CURRENT SENSING AND SUB MILLIOHM DCR CURRENT SENSING

The LTM4681 use a unique sub-milliohm inductor current sensing technique that provides a high level signal to noise ratio while sensing very low signals in current mode operation. This enables higher conversion efficiencies with the use of the internal sub-milliohm inductors in heavy load applications. The current limit threshold can be accurately set with the MFR\_PWM\_MODE[7] for High and Low range (see page 98).

The internal DCR sensing network, thus current limit are calculated based on the DCR of the inductor at room temperature. The DCR of the inductor has a large temperature coefficient, approximately 3900ppm/°C. The temperature coefficient of the inductor is written to the MFR\_IOUT\_CAL\_GAIN\_TC register. The external temperature is sensed near the inductor and used to modify the internal current

limit circuit to maintain an essentially constant current limit with temperature. The current sensed is then digitized by the LTM4681's telemetry ADC with an input range of  $\pm 128 mV$ , a noise floor of  $7\mu V_{RMS}$ , and a peak-peak noise of approximately 46.5  $\mu$ V. The LTM4681 computes the inductor current using the DCR value stored in the IOUT\_CAL\_ GAIN command and the temperature coefficient stored in command MFR\_IOUT\_CAL\_GAIN\_TC. The resulting current value is returned by the READ\_IOUT command.

#### INPUT CURRENT SENSING

To sense the total input current consumed by the LTM4681's power stages, a sense resistor is placed between the supply voltage and the drain of the top N-channel MOSFET. The  $I_{IN}$   $nn^+$  and  $I_{IN}$   $nn^-$  pins are connected to the sense resistor. The filtered voltage is amplified by the internal high side current sense amplifier and digitized by the LTM4681's telemetry ADC. The input current sense amplifier has three gain settings of 2x, 4x, and 8x set by the bit[6:5] of the MFR PWM CONFIG command. The maximum input sense voltage for the three gain settings is 50mV, 25mV, and 10mV respectively. The LTM4681 computes the input current using the internal R<sub>SENSE</sub> value stored in the IIN\_CAL\_GAIN command. The resulting measured power stage current is returned by the READ\_IIN command. I<sub>IN 01</sub>+, I<sub>IN 01</sub>- for controller 1 (channel 0 and 1), and  $I_{IN_23}^+$ ,  $I_{IN_23}^-$  for controller 2 (channel 2 and 3).

The LTM4681 uses a  $1\Omega$  resistor to measure the SV<sub>IN\_nn</sub> pin supply current being consumed by each LTM4681 internal controller. This value is returned by the MFR\_READ\_ICHIP command. The chip current is calculated by using the  $1\Omega$  value stored in the MFR\_ICHIP\_CAL\_GAIN command. Refer to the subsection titled Input Current Sense Amplifier in the Applications Information section for further details.

#### PolyPhase LOAD SHARING

Multiple LTM4681s can be arrayed in order to provide a balanced load-share solution by bussing the necessary pins. Figure 50 illustrates a 8-Phase design sharing connections required for load sharing.

If an external oscillator is not provided, the SYNC\_nn pins should only be enabled on one of the LTM4681s controllers. The other(s) should be programmed to disable SYNC\_nn controllers using bit 4 of MFR\_CONFIG\_ALL. If an external oscillator is present, the chip with the SYNC\_nn pin enabled will detect the presence of the external clock and disable its output.

Multiple channels need to tie all the  $V_{OSNSn}^+$  pins together, and all the  $V_{OSNSn}^-$  pins together,  $C_{OMP\it{n}a}$  and  $C_{OMP\it{n}b}^-$  pins together as well. Do not assert bit[4] of MFR\_CONFIG\_ALL except in a PolyPhase® application.

The user must share the SYNC\_nn, SHARE\_CLK\_nn, FAULTn, and ALERTn pins of these parts. Be sure to use pull-up resistors on SYNC\_nn, FAULTn, SHARE\_CLK\_nn and ALERTn. See Application figures.

#### **INTERNAL TEMPERATURE SENSE**

Temperature is measured using the internal diode-connected PNP transistors, and the outputs are connected to TSNS0 to TSNS3 pins corresponding to channel 0 to 3. These outputs are used for testing. Two different currents are applied to the diode (nominally  $2\mu A$  and  $32\mu A$ ) and the temperature is calculated from a  $\Delta V_{BE}$  measurement made with the internal 16-bit monitor ADC (see Figure 2 Block Diagram).

The LTM4681 will only implement  $\Delta V_{BE}$  temperature sensing, therefore MFR\_PWM\_MODE bit[5] is reserved.

#### **RCONFIG (RESISTOR CONFIGURATION) PINS**

There are twelve input pins utilizing 1% resistors between these pins to select key operating parameters. The pins are ASEL\_01, ASEL\_23, FSWPH\_01\_CFG, FSWPH\_23\_CFG, VOUT0\_CFG, VOUT1\_CFG, VOUT2\_CFG, VOUT3\_CFG, VTRIM0\_CFG, VTRIM1\_CFG, VTRIM2\_CFG, VTRIM3\_CFG. If pins are floated, the value stored in the corresponding NVM command is used. If bit 6 of the MFR\_CONFIG\_ALL configuration command is asserted in NVM, the resistor input is ignored upon power-up except for ASEL which is always respected. The resistor configuration pins are only measured during a power-up reset or after a MFR\_RESET or after a RESTORE\_USER\_ALL command is executed.

The VOUTn\_CFG pin settings are described in Table 1. These pins set the LTM4681  $V_{OUT0}$  to  $V_{OUT3}$  output voltage coarse settings. If the pin is open, the VOUT\_COMMAND command is loaded from NVM to determine the output voltage. The default setting is to have the switcher off unless the voltage configuration pins are installed. The VTRIMn\_CFG pins in Table 2 are used to set the output voltage fine adjustment setting. Both combine to offer several distinct output voltages.

The following parameters are set as a percentage of the output voltage if the RCONFIG pins are used to determine the output voltage:

VOUT_OV_FAULT_LIMIT	+10%
VOUT_OV_WARN_LIMIT	+7.5%
VOUT_MAX	+7.5%
VOUT_MARGIN_HIGH	+5%
VOUT_MARGIN_LOW	5%
VOUT UV FAULT LIMIT	7%

The FSWPH\_CFG\_nn pin settings are described in Table 3. This pin selects the switching frequency and phase of each channel. The phase relationships between the two channels and SYNC\_nn pin are determined in Table 3. To synchronize to an external clock, the part should be put into external clock mode (SYNC\_nn output disabled but frequency set to the nominal value). If no external clock is supplied, the part will clock at the programmed frequency. If the application is multiphase and the SYNC\_nn signal between chips is lost, the parts will not operate at the designed phase even if they are programmed and trimmed to the same frequency.

This may increase the ripple voltage on the output, possibly produce undesirable operation. If the external SYNC\_nn signal is being generated internally and external SYNC\_nn is not selected, bit 10 of MFR\_PADS will be asserted. If no frequency is selected and the external SYNC\_nn frequency is not present, a PLL\_FAULT will occur. If the user does not wish to see the ALERT from a PLL\_FAULT even if there is not a valid synchronization signal at power-up, the ALERT mask for PLL\_FAULT must be written. See the description on SMBALERT\_MASK for more details. If the SYNC\_nn pin is connected between multiple ICs only one of the ICs should have the SYNC\_nn pin enabled using the MFR\_CONFIG\_ALL[4] = 0, and all other ICs should be configured to have the SYNC pin disabled with MFR\_CONFIG\_ALL[4] = 1.

The ASEL\_nn pin settings are described in Table 4. ASEL\_nn selects slave address for the LTM4681 internal controller. For more detail, refer to Table 5.

**NOTE:** Per the PMBus specification, pin programmed parameters can be overridden by commands from the digital interface with the exception of ASEL\_nn which is always honored. Do not set any part address to 0x5A or 0x5B because these are global addresses and all parts will respond to them.

Table 1. VOUT*n*\_CFG Pin Strapping Look-Up Table for the LTM4681's Output Voltage, Coarse Setting (Not Applicable if MFR\_CONFIG\_ALL[6] = 1b) Top Resistor = 14.3k

$R_{VOUT_{n\_CFG}}^*$ $(k\Omega)$	V <sub>OUT</sub> , (V) Setting Coarse	MFR_PWM_ MODE <i>n</i> [1] BIT	
Open	NVM	NVM	
32.4	NVM	NVM	
22.6	3.3	0	
18.0	3.1	0	
15.4	2.9	0	
12.7	2.7	0	
10.7	2.5	0, if V <sub>TRIMn</sub> > 0mV 1, if V <sub>TRIMn</sub> ≤ 0mV	
9.09	2.3	1	
7.68	2.1	1	
6.34	1.9	1	
5.23	1.7	1	
4.22	1.5	1	
3.24	1.3	1	
2.43	1.1	1	
1.65	0.9	1	
0.787	0.7	1	
0	0.5	1	

<sup>\*</sup>R<sub>VOUT*n\_CFG*</sub> value indicated is nominal. Select R<sub>VOUT*n\_CFG*</sub> from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock/cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect R<sub>VOUT*n\_CFG*</sub>'s value over time. All such effects must be taken into account in order for resistor pin strapping to yield the expected result at every SV<sub>IN</sub> power-up and/or every execution of MFR\_RESET or RESTORE\_ USER\_ALL, over the lifetime of one's product. R<sub>TOP</sub> = 14.3k is external to the part. Example:



Table 2. VTRIMn\_CFG Pin Strapping Look-Up Table for the LTM4681's Output Voltage, Fine Adjustment Setting (Not Applicable if MFR\_CONFIG\_ALL[6] = 1b) Top Resistor = 14.3k

$R_{VTRIMn\_CFG}^*$ $(k\Omega)$	V <sub>trim</sub> (mV) fine adjustment to v <sub>outn</sub> Setting when respective
Open	0
32.4	99
22.6	86.625
18.0	74.25
15.4	61.875
12.7	49.5
10.7	37.125
9.09	24.75
7.68	12.375
6.34	-12.375
5.23	-24.75
4.22	-37.125
3.24	<b>–</b> 49.5
2.43	-61.875
1.65	-74.25
0.787	-86.625
0	<b>-</b> 99

<sup>\*</sup>R<sub>VTRIMn\_CFG</sub> value indicated is nominal. Select R<sub>VTRIMn\_CFG</sub> from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock/cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect R<sub>VTRIMn\_CFG</sub>'s value over time. All such effects must be taken into account in order for resistor pin strapping to yield the expected result at every SV<sub>IN\_nn</sub> power-up and/or every execution of MFR\_RESET, or RESTORE\_USER\_ALL over the lifetime of one's product. R<sub>TOP</sub> = 14.3k is external to the part.

Example:




Table 3. FSWPH\_nn\_CFG Pin Strapping Look-Up Table to Set the LTM4681's Switching Frequency and Channel Phase-Interleaving Angle (Not Applicable if MFR\_CONFIG\_ALL[6] = 1b), nn = 0,1 or 2,3 Channels, set top resistor to 14.3k.

$R_{FSWPH\_CFG}^*$ $(k\Omega)$	SWITCHING Frequency (kHz)	θ <b>SYNC TO</b> θ <b>O</b>	θSYNC TO θ1	bits [2:0] of MFR_PWM_CONFIG	bit [4] of MFR_CONFIG_ALL	
Open	NVM; LTM4681 Default = 500	NVM; LTM4681 Default = 0°	NVM; LTM4681 Default = 180°	NVM; LTM4681 Default = 000b	NVM; LTM4681 Default = 0b	
32.4	250	0°	180°	000b	0b	
22.6	350	0°	180°	000b	0b	
18.0	425	0°	180°	000b	0b	
15.4	575	0°	180°	000b	0b	
12.7	650	0°	180°	000b	0b	
10.7	750	0 0° 180°		000b	0b	
7.68	500	120°	240°	100b	0b	
6.34	500	90°	270°	001b	0b	
5.23	External**	0°	240°	010b	1b	
4.22	External**	0°	120°	011b	1b	
3.24	External**	60°	240°	101b	1b	
2.43	External**	120°	300°	110b	1b	
1.65	1.65 External**		270°	001b	1b	
0.787	External**	0°	180°	000b	1b	
0	External**	120°	240°	100b	1b	

<sup>\*</sup>R<sub>FSWPH\_nn\_CFG</sub> value indicated is nominal. Select R<sub>FSWPH\_nn\_CFG</sub> from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock/cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect R<sub>FSWPH\_nn\_CFG</sub>'s value over time. All such effects must be taken into account in order for resistor pin-strapping to yield the expected result at every SV<sub>IN</sub> power-up and/or every execution of MFR\_RESET or RESTORE\_USER\_ALL, over the lifetime of one's product.

<sup>\*\*</sup>External setting corresponds to FREQUENCY\_SWITCH (Register 0x33) value set to 0x0000; the device synchronizes its switching frequency to that of the clock provided on the SYNC\_*nn* pin, provided MFR\_CONFIG\_ALL[4] = 1b. R<sub>TOP</sub> = 14.3k is external to the part.

Example:




Table 4. ASEL\_nn Pin Strapping Look-Up Table to Set the LTM4681's Slave Address (Applicable Regardless of MFR CONFIG ALL[6] Setting)

R <sub>ASEL</sub> * (kΩ)	SLAVE ADDRESS
Open	100_1111_R/W
32.4	100_1111_R/W
22.6	100_1110_R/W
18.0	100_1101_R/W
15.4	100_1100_R/W
12.7	100_1011_R/W
10.7	100_1010_R/W
9.09	100_1001_R/W
7.68	100_1000_R/W
6.34	100_0111_R/W
5.23	100_0110_R/W
4.22	100_0101_R/W
3.24	100_0100_R/W
2.43	100_0011_R/W
1.65	100_0010_R/W
0.787	100_0001_R/W
0	100_0000_R/W

Where:

R/W = Read/Write bit in control byte

All PMBus device addresses listed in the specification are 7 bits wide unless otherwise noted.

**Note:** The LTM4681 will always respond to slave address 0x5A and 0x5B regardless of the NVM or ASEL resistor configuration values.

\*R<sub>CFG</sub> value indicated is nominal. Select R<sub>CFG</sub> from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect  $R_{\text{CFG}}$ 's value over time. All such effects must be taken into account in order for resistor pin-strapping to yield the expected result at every  $SV_{\text{IN}}$  power-up and/or every execution of MFR\_RESET or RESTORE\_USER\_ALL, over the lifetime of one's product.

Example:



Table 5. LTM4681 MFR\_ADDRESS Command Examples Expressed in 7- and 8-Bit Addressing

	HEX DEVICE ADDRESS					BIT							
DESCRIPTION	7-BIT	8-BIT	7	6	5	4	3	2	1	0	R/W		
Rail <sup>4</sup>	0x5A	0xB4	0	1	0	1	1	0	1	0	0		
Global <sup>4</sup>	0x5B	0xB6	0	1	0	1	1	0	1	1	0		
Default	0x4F	0x9E	0	1	0	0	1	1	1	1	0		
Example 1	0x40	0x80	0	1	0	0	0	0	0	0	0		
Example 2	0x41	0x82	0	1	0	0	0	0	0	1	0		
Disabled <sup>2,3</sup>			1	0	0	0	0	0	0	0	0		

**Note 1**: This table can be applied to the MFR\_RAIL\_ADDRESS*n* commands, but not the MFR\_ADDRESS command.

**Note 2**: A disabled value in one command does not disable the device, nor does it disable the global address.

**Note 3:** A disabled value in one command does not inhibit the device from responding to device addresses specified in other commands.

**Note 4:** It is not recommended to write the value 0x00, 0x0C (7-bit), 0x5A (7-bit), 0x5B (7-bit) or 0x7C(7-bit) to the MFR\_CHANNEL\_ADDRESS*n* or the MFR\_RAIL\_ADDRESSn commands.

#### **FAULT DETECTION AND HANDLING**

A variety of fault and warning reporting and handling mechanisms are available. Fault and warning detection capabilities include:

- Input OV FAULT Protection and UV Warning
- Average Input OC Warn
- Output OV/UV Fault and Warn Protection
- Output OC Fault and Warn Protection
- Internal control Die and Internal Module Overtemperature Fault and Warn Protection
- Internal Undertemperature Fault and Warn Protection
- CML Fault (Communication, Memory or Logic)
- External Fault Detection via the Bidirectional FAULTn
   Pins

In addition, the LTM4681 can map any combination of fault indicators to their respective FAULT n pin using the propagate FAULT n response commands, MFR\_FAULT\_PROPAGATE. Typical usage of a FAULT n pin is as a driver for an external crowbar device, overtemperature alert, overvoltage alert or as an interrupt to cause a

microcontroller to poll the fault commands. Alternatively, the FAULT *n* pins can be used as inputs to detect external faults downstream of the controller that require an immediate response.

Any fault or warning event will always cause the ALERT\_nn pin to assert low unless the fault or warning is masked by the SMBALERT\_MASK. The pin will remain asserted low until the CLEAR\_FAULTS command is issued, the fault bit is written to a 1 or bias power is cycled or a MFR\_RESET command is issued, or the RUNn pins are toggled OFF/ON or the part is commanded OFF/ON via PMBus or an ARA command operation is performed. The MFR\_FAULT\_PROPAGATE command determines if the FAULTn pins are pulled low when a fault is detected.

Output and input fault event handling is controlled by the corresponding fault response byte as specified in Table 17 thru Table 21. Shutdown recovery from these types of faults can either be autonomous or latched. For autonomous recovery, the faults are not latched, so if the fault conditions not present after the retry interval has elapsed, a new soft-start is attempted.

If the fault persists, the controller will continue to retry. The retry interval is specified by the MFR\_RETRY\_DELAY command and prevents damage to the regulator components by repetitive power cycling, assuming the fault condition itself is not immediately destructive. The MFR\_RETRY\_DELAY must be greater than 120ms. It can not exceed 83.88 seconds.

#### Status Registers and ALERT Masking

Figure 5 summarizes the internal LTM4681 status registers accessible by PMBus command. These contain indication of various faults, warnings and other important operating conditions. As shown, the STATUS\_BYTE and STATUS\_WORD commands also summarize contents of other status registers. Refer to PMBus Command Details for specific information.

NONE OF THE ABOVE in the STATUS\_BYTE indicates that one or more of the bits in the most-significant nibble of STATUS\_WORD are also set.


In general, any asserted bit in a STATUS\_x register also pulls the ALERT\_nn pin low. Once set, ALERT\_nn will remain low until one of the following occurs.

- A CLEAR\_FAULTS or MFR\_RESET Command Is Issued
- The Related Status Bit Is Written to a One
- The Faulted Channel Is Properly Commanded Off and Back On
- The LTM4681 Successfully Transmits Its Address During a PMBus ARA
- Bias Power Is Cycled

With some exceptions, the SMBALERT MASK command can be used to prevent the LTM4681 from asserting ALERT nn for bits in these registers on a bit-by-bit basis. These mask settings are promoted to STATUS WORD and STATUS BYTE in the same fashion as the status bits themselves. For example, if ALERT\_nn is masked for all bits in channel n STATUS VOUT, then ALERT nn is effectively masked for the V<sub>OLIT</sub> bit in STATUS WORD for PAGE n. The BUSY bit in STATUS\_BYTE also asserts ALERT\_nn low and cannot be masked. This bit can be set as a result of various internal interactions with PMBus communication. This fault occurs when a command is received that cannot be safely executed with one or both channels enabled. As discussed in the Application Information, BUSY faults can be avoided by polling MFR\_COMMON before executing some commands.

If masked faults occur immediately after power up, ALERT\_nn may still be pulled low because there has not been time to retrieve all of the programmed masking information from EEPROM.

Status information contained in MFR\_COMMON and MFR\_PADS can be used to further debug or clarify the contents of STATUS\_BYTE or STATUS\_WORD as shown, but the contents of these registers do not affect the state of the ALERT\_nn pin and may not directly influence bits in STATUS\_BYTE or STATUS\_WORD.



 General Fault or Warning Event
 Yes
 Yes
 Yes

 General Non-Maskable Event
 No
 Yes
 Yes

 Dynamic
 No
 No
 No

 Status Derived from Other Bits
 No
 Not Directly
 No

Figure 5. LTM4681 Status Register Summary per Controller

## Mapping Faults to FAULT n Pins

Channel-to-channel fault (including channels from multiple LTM4681s) dependencies can be created by connecting FAULT n pins together. In the event of an internal fault, one or more of the channels is configured to pull the bussed  $\overline{FAULT}n$  pins low. The other channels are then configured to shut down when the  $\overline{FAULT}n$  pins are pulled low. For autonomous group retry, the faulted channel is configured to let go of the  $\overline{FAULT}n$  pin(s) after a retry interval, assuming the original fault has cleared. All the channels in the group then begin a soft-start sequence. If the fault response is LATCH OFF, the  $\overline{FAULT}n$  pin remains asserted low until either the RUNn pin is toggled OFF/ON or the part is commanded OFF/ON. The toggling of the RUNn either by the pin or OFF/ON command will clear faults associated with the channel. If it is desired to have all faults cleared when either RUNn pin is toggled or, set bit 0 of MFR CONFIG ALL to a 1.

The status of all faults and warnings is summarized in the STATUS\_WORD and STATUS\_BYTE commands.

Additional fault detection and handling capabilities are:

#### **Power Good Pins**

The PGOODn pins of the LTM4681 are connected to the open drains of internal MOSFETs. The MOSFETs turn on and pull the PGOODn pins low when the channel output voltage is not within the channel's UV and OV voltage thresholds. During TON\_DELAY and TON\_RISE sequencing, the PGOODn pin is held low. The PGOODn pin is also pulled low when the respective RUNn pin is low. The PGOODn pin response is deglitched by an internal 100 $\mu$ s digital filter. The PGOODn pin and PGOOD status may be different at times due to communication latency of up to 10 $\mu$ s.

#### **CRC Protection**

The integrity of the NVM memory is checked after a power on reset. A CRC error will prevent the controller from leaving the inactive state. If a CRC error occurs, the CML bit is set in the STATUS\_BYTE and STATUS\_WORD commands, the appropriate bit is set in the STATUS\_MFR\_SPECIFIC command, and the ALERT\_nn pin will be pulled low. NVM

repair can be attempted by writing the desired configuration to the controller and executing a STORE\_USER\_ALL command followed by a CLEAR\_FAULTS command.

The LTM4681 manufacturing section of the NVM is mirrored. If both copies are corrupted, the "NVM CRC Fault" in the STATUS\_MFR\_SPECIFIC command is set. If this bit remains set after being cleared by issuing a CLEAR\_FAULTS or writing a 1 to this bit, an irrecoverable internal fault has occurred. The user is cautioned to disable both output power supply rails associated with this specific part. There are no provisions for field repair of NVM faults in the manufacturing section.

#### **SERIAL INTERFACE**

The LTM4681 serial interface is a PMBus compliant slave device and can operate at any frequency between 10kHz and 400kHz. The address is configurable using either the NVM or an external resistor. In addition the LTM4681 always responds to the global broadcast address of 0x5A (7-bit) or 0x5B (7-bit).

The serial interface supports the following protocols defined in the PMBus specifications: 1) send command, 2) write byte, 3) write word, 4) group, 5) read byte, 6) read word and 7) read block. 8) write block. All read operations will return a valid PEC if the PMBus master requests it. If the PEC\_REQUIRED bit is set in the MFR\_CONFIG\_ALL command, the PMBus write operations will not be acted upon until a valid PEC has been received by the LTM4681.

#### **Communication Protection**

PEC write errors (if PEC\_REQUIRED is active), attempts to access unsupported commands, or writing invalid data to supported commands will result in a CML fault. The CML bit is set in the STATUS\_BYTE and STATUS\_WORD commands, the appropriate bit is set in the STATUS\_CML command, and the ALERT pin is pulled low.

#### **DEVICE ADDRESSING**

The LTM4681 offers five different types of addressing over the PMBus interface, specifically: 1) global, 2) device, 3) rail addressing and 4) alert response address (ARA).

Global addressing provides a means of the PMBus master to address all LTM4681 devices on the bus. The LTM4681 global address is fixed 0x5A (7-bit) or 0xB4 (8-bit) and cannot be disabled. Commands sent to the global address act the same as if PAGE is set to a value of 0xFF. Commands sent are written to both channels simultaneously. Global command 0x5B (7-bit) or 0xB6 (8-bit) is paged and allows channel specific command of all LTM4681 devices on the bus. Other ADI device types may respond at one or both of these global addresses. Reading from global addresses is strongly discouraged.

Device addressing provides the standard means of the PMBus master communicating with a single instance of an LTM4681. The value of the device address is set by a combination of the ASEL\_nn configuration pin and the MFR\_ ADDRESS command. When this addressing means is used, the PAGE command determines the channel being acted upon. Device addressing can be disabled by writing a value of 0x80 to the MFR\_ADDRESS.

Rail addressing provides a means for the bus master to simultaneously communicate with all channels connected together to produce a single output voltage (PolyPhase). While similar to global addressing, the rail address can be dynamically assigned with the paged MFR\_RAIL\_ADDRESS command, allowing for any logical grouping of channels that might be required for reliable system control. Reading from rail addresses is also strongly discouraged.

All four means of PMBus addressing require the user to employ disciplined planning to avoid addressing conflicts. Communication to LTM4681 devices at global and rail addresses should be limited to command write operations.

## RESPONSES TO V<sub>OUT</sub> AND I<sub>IN</sub>/I<sub>OUT</sub> FAULTS

 $V_{OUT}$  OV and UV conditions are monitored by comparators. The OV and UV limits are set in three ways:

- As a Percentage of the V<sub>OUT</sub> if Using the Resistor Configuration Pins
- In NVM if Either Programmed at the Factory or Through the GUI
- By PMBus Command

The I<sub>IN</sub> and I<sub>OUT</sub> overcurrent monitors are performed by ADC readings and calculations. Thus these values are based on average currents and can have a time latency of up to t<sub>CONVERT</sub>. The I<sub>OUT</sub> calculation accounts for the DCR and their temperature coefficient. The input current is equal to the voltage measured across the R<sub>SENSEn</sub> resistor divided by the resistors value as set with the MFR\_IIN\_CAL\_GAIN command. If this calculated input current exceeds the IN\_OC\_WARN\_LIMIT the ALERT\_nn pin is pulled low and the IIN\_OC\_WARN bit is asserted in the STATUS INPUT command.

The digital processor within the LTM4681 provides the ability to ignore the fault, shut down and latch off or shut down and retry indefinitely (hiccup). The retry interval is set in MFR\_RETRY\_ DELAY and can be from 120ms to 83.88 seconds in 10µs increments. The shutdown for OV/UV and OC can be done immediately or after a user selectable deglitch time.

#### **Output Overvoltage Fault Response**

A programmable overvoltage comparator (OV) guards against transient overshoots as well as long-term overvoltages at the output. In such cases, the top MOSFET is turned off and the bottom MOSFET is turned on. However, the reverse output current is monitored while device is in OV fault. When it reaches the limit, both top and bottom MOSFETs are turned off. The top and bottom MOSFETs will keep their state until the overvoltage condition is cleared regardless of the PMBus VOUT\_OV\_FAULT\_RESPONSE command byte value. This hardware level fault response delay is typically 2µs from the overvoltage condition to BG asserted high. Using the VOUT\_OV\_FAULT\_RESPONSE command, the user can select any of the following behaviors:

- OV Pull-Down Only (OV Cannot Be Ignored)
- Shut Down (Stop Switching) Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely at the Time Interval Specified in MFR\_RETRY\_DELAY

Either the Latch Off or Retry fault responses can be deglitched in increments of (0-7) • 10μs. See Table 17.

#### **Output Undervoltage Response**

The response to an undervoltage comparator output can be the following:

- Ignore
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely at the Time Interval Specified in MFR RETRY DELAY.

The UV responses can be deglitched. See Table 18.

#### **Peak Output Overcurrent Fault Response**

Due to the current mode control algorithm, peak output current across the inductor is always limited on a cycle-by-cycle basis. The value of the peak current limit is specified in Electrical Characteristics table. The current limit circuit operates by limiting the COMPn maximum voltage. Since internal DCR sensing is used, the COMPn maximum voltage has a temperature dependency directly proportional to the TC of the DCR of the inductor. The LTM4681 automatically monitors the external temperature sensors and modifies the maximum allowed COMPn to compensate for this term. The IOUT\_OC\_FAULT\_LIMIT section provides data points for IOUT\_Limiting on page 98.

The overcurrent fault processing circuitry can execute the following behaviors:

- Current Limit Indefinitely
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely at the Time Interval Specified in MFR RETRY DELAY.

The overcurrent responses can be deglitched in increments of (0-7) • 16ms. See Table 19.

#### **RESPONSES TO TIMING FAULTS**

TON\_MAX\_FAULT\_LIMIT is the time allowed for V<sub>OUT</sub> to rise and settle at start-up. The TON\_MAX\_FAULT\_LIMIT condition is predicated upon detection of the VOUT\_UV\_FAULT\_LIMIT as the output is undergoing a SOFT\_START sequence. The TON\_MAX\_ FAULT\_LIMIT time is started after TON\_DELAY has been reached and a SOFT\_START sequence is started. The resolution of the TON\_MAX\_

FAULT\_LIMIT is 10µs. If the VOUT\_UV\_FAULT \_LIMIT is not reached within the TON\_MAX\_FAULT\_LIMIT time, the response of this fault is determined by the value of the TON\_MAX\_FAULT\_RESPONSE command value. This response may be one of the following:

- Ignore
- Shut Down (Stop Switching) Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely at the Time Interval Specified in MFR RETRY DELAY.

This fault response is not deglitched. A value of 0 in TON\_MAX\_FAULT\_LIMIT means the fault is ignored. The TON\_MAX\_FAULT\_LIMIT should be set longer than the TON\_RISE time. It is recommended TON\_MAX\_FAULT\_LIMIT always be set to a non-zero value, otherwise the output may never come up and no flag will be set to the user. See Table 21.

#### RESPONSES TO VIN OV FAULTS

 $V_{\text{IN}}$  overvoltage is measured with the ADC. The response is naturally deglitched by the 100ms typical response time of the ADC. The fault responses are:

- Ignore
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely at the Time Interval Specified in MFR\_RETRY\_DELAY. See Table 21.

#### **RESPONSES TO OT/UT FAULTS**

#### **Internal Overtemperature Fault Response**

An internal temperature sensor protects against NVM damage. Above 85°C, no writes to NVM are recommended. Above 130°C, the internal overtemperature warn threshold is exceeded and the part disables the NVM and does not re-enable until the temperature has dropped to 125°C. When the die temperature exceed 160°C the internal temperature fault response is enabled and the PWM is disabled until the die temperature drops below 150°C. Temperature is measured by the ADC. Internal temperature faults cannot be ignored. Internal temperature limits cannot be adjusted by the user. See Table 20.

Rev.

# Overtemperature and Undertemperature Fault Response

Four internal temperature sensors are used to sense the temperature of critical circuit elements like inductors and power MOSFETs on each channel. The OT\_FAULT\_ RESPONSE and UT\_FAULT\_ RESPONSE commands are used to determine the appropriate response to an overtemperature and under temperature condition, respectively. If no external sense elements are used (not recommended) set the UT\_FAULT\_ RESPONSE to ignore—and set the UT\_FAULT\_LIMIT to 275°C. The fault responses are:

- Ignore
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely at the Time
   Interval Specified in MFR RETRY DELAY. See Table 21.

# RESPONSES TO INPUT OVERCURRENT AND OUTPUT UNDERCURRENT FAULTS

Input overcurrent and output undercurrent are measured with the ADC. The fault responses are:

- Ignore
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely at the Time Interval Specified in MFR\_RETRY\_DELAY.

#### **RESPONSES TO EXTERNAL FAULTS**

When either FAULT *n* pin is pulled low, the OTHER bit is set in the STATUS\_WORD command, the appropriate bit is set in the STATUS\_MFR\_SPECIFIC command, and the ALERT\_nn pin is pulled low. Responses are not deglitched. Each channel can be configured to ignore or shut down then retry in response to its FAULT *n* pin going low by modifying the MFR\_FAULT\_RESPONSE command. To avoid the ALERT\_nn pin asserting low when FAULT *n* is pulled low, assert bit 1 of MFR\_CHAN\_CONFIG, or mask the ALERT using the SMBALERT MASK command.

#### **FAULT LOGGING**

The LTM4681 has fault logging capability. Data is logged into memory in the order shown in Table 23. The data is stored in a continuously updated buffer in RAM. When a fault event occurs, the fault log buffer is copied from the RAM buffer into NVM. Fault logging is allowed at temperatures above 85°C; however, retention of 10 years is not guaranteed. When the die temperature exceeds 130°C the fault logging is delayed until the die temperature drops below 125°C. The fault log data remains in NVM until a MFR\_FAULT \_LOG\_CLEAR command is issued. Issuing this command re-enables the fault log feature. Before reenabling fault log, be sure no faults are present and a CLEAR FAULTS command has been issued.

When the LTM4681 powers-up or exits its reset state, it checks the NVM for a valid fault log. If a valid fault log exists in NVM, the "Valid Fault Log" bit in the STATUS\_MFR\_SPECIFIC command will be set and an ALERT event will be generated. Also, fault logging will be blocked until the LTM4681 has received a MFR\_FAULT\_LOG\_CLEAR command before fault logging will be re-enabled.

The information is stored in EEPROM in the event of any fault that disables the controller on either channel. A FAULT*n* being externally pulled low will not trigger a fault logging event.

#### **BUS TIMEOUT PROTECTION**

The LTM4681 implements a timeout feature to avoid persistent faults on the serial interface. The data packet timer begins at the first START event before the device address write byte. Data packet information must be completed within 30ms or the LTM4681 will three-state the bus and ignore the given data packet. If more time is required, assert bit 3 of MFR\_CONFIG\_ALL to allow typical bus timeouts of 255ms. Data packet information includes the device address byte write, command byte, repeat start event (if a read operation), device address byte read (if a read operation), all data bytes and the PEC byte if applicable.

The LTM4681 allows longer PMBus timeouts for block read data packets. This timeout is proportional to the length of the block read. The additional block read timeout

applies primarily to the MFR\_FAULT\_LOG command. The timeout period defaults to 32ms.

The user is encouraged to use as high a clock rate as possible to maintain efficient data packet transfer between all devices sharing the serial bus interface. The LTM4681 supports the full PMBus frequency range from 10kHz to 400kHz.

## SIMILARITY BETWEEN PMBus, SMBus AND I<sup>2</sup>C 2-WIRE INTERFACE

The PMBus 2-wire interface is an incremental extension of the SMBus. SMBus is built upon I<sup>2</sup>C with some minor differences in timing, DC parameters and protocol. The PMBus/SMBus protocols are more robust than simple I<sup>2</sup>C byte commands because PMBus/SMBus provide timeouts to prevent persistent bus errors and optional packet error checking (PEC) to ensure data integrity. In general, a master device that can be configured for I<sup>2</sup>C communication can be used for PMBus communication with little or no change to hardware or firmware. Repeat start (restart) is not supported by all I<sup>2</sup>C controllers but is required for SMBus/PMBus reads. If a general purpose I<sup>2</sup>C controller is used, check that repeat start is supported.

The LTM4681 supports the maximum SMBus clock speed of 100kHz and is compatible with the higher speed PMBus specification (between 100kHz and 400kHz) if MFR\_COMMON polling or clock stretching is enabled. For robust communication and operation refer to the Note section in the PMBus command summary. Clock stretching is enabled by asserting bit 1 of MFR\_CONFIG\_ALL.

For a description of the minor extensions and exceptions PMBus makes to SMBus, refer to PMBus Specification Part 1 Revision 1.2: Paragraph 5: Transport.

For a description of the differences between SMBus and  $I^2C$ , refer to System Management Bus (SMBus) Specification Version 2.0: Appendix B—Differences Between SMBus and  $I^2C$ .

#### PMBus SERIAL DIGITAL INTERFACE

The LTM4681 communicates with a host (master) using the standard PMBus serial bus interface. The Timing Diagram, Figure 6, shows the timing relationship of the signals on the bus. The two-bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources are required on these lines. The LTM4681 is a slave device. The master can communicate with the LTM4681 using the following formats:

- Master Transmitter, Slave Receiver
- Master Receiver, Slave Transmitter

The following PMBus protocols are supported:

- Write Byte, Write Word, Send Byte
- Read Byte, Read Word, Block Read, Block Write
- Alert Response Address

Figure 7 to Figure 24 illustrate the aforementioned PMBus protocols. All transactions support PEC and GCP (group command protocol). The Block Read supports 255 bytes of returned data. For this reason, the PMBus timeout may be extended when reading the fault log.

Figure 7 is a key to the protocol diagrams in this section. PEC is optional.

A value shown below a field in the following figures is mandatory value for that field.

The data formats implemented by PMBus are:

- Master transmitter transmits to slave receiver. The transfer direction in this case is not changed.
- Master reads slave immediately after the first byte. At the moment of the first acknowledgment (provided by the slave receiver) the master transmitter becomes a master receiver and the slave receiver becomes a slave transmitter.
- Combined format. During a change of direction within a transfer, the master repeats both a start condition and the slave address but with the R/W bit reversed. In this case, the master receiver terminates the transfer by generating a NACK on the last byte of the transfer and a STOP condition.

Refer to Figure 7 for a legend.

Handshaking features are included to ensure robust system communication. Please refer to the PMBus Communication and Command Processing subsection of the Applications Information section for further details.




Figure 6. PMBus Timing Diagram

**Table 6. Abbreviations of Supported Data Formats** 

	PM	PMBus		PMBus		PMBus			
	TERMINOLOGY SPECIFICATION REFERENCE		ADI TERMINOLOGY	DEFINITION	EXAMPLE				
L11	Linear	Part II ¶7.1	Linear_5s_1s	Floating point 16-bit data: value = $Y \cdot 2^N$ , where $N = b[15:11]$ and $Y = b[10:0]$ , both two's compliment binary integers	b[15:0] = 0x9807 = 10011_000_0000_0111 value = 7 • 2 <sup>-13</sup> = 854E-6				
L16	Linear VOUT_MODE	Part II ¶8.2	Linear_16u	Floating point 16-bit data: value = $Y \cdot 2^{-12}$ , where $Y = b[15:0]$ , an unsigned integer	b[15:0] = 0x4C00 = 0100_1100_0000_0000 value = 19456 • 2 <sup>-12</sup> = 4.75				
CF	DIRECT	Part II ¶7.2	Varies	16-bit data with a custom format defined in the detailed PMBus command description	Often an unsigned or two's compliment integer				
Reg	Register Bits	Part II ¶10.3	Reg	Per-bit meaning defined in detailed PMBus command description	PMBus STATUS_BYTE command				
ASC	Text Characters	Part II ¶22.2.1	ASCII	ISO/IEC 8859-1 [A05]	LTC (0x4C5443)				

#### FIGURE 7 TO FIGURE 24 PMBus PROTOCOLS




Figure 7. PMBus Packet Protocol Diagram Element Key



Figure 8. Quick Command Protocol




Figure 9. Send Byte Protocol




Figure 10. Send Byte Protocol with PEC




Figure 11. Write Byte Protocol




Figure 12. Write Byte Protocol with PEC




Figure 13. Write Word Protocol




Figure 14. Write Word Protocol with PEC




Figure 15. Read Byte Protocol



Figure 16. Read Byte Protocol with PEC



Figure 17. Read Word Protocol




Figure 18. Read Word Protocol with PEC




Figure 19. Block Read Protocol




Figure 20. Block Read Protocol with PEC




Figure 21. Block Write - Block Read Process Call




Figure 22. Block Write – Block Read Process Call with PEC




Figure 23. Alert Response Address Protocol



Figure 24. Alert Response Address Protocol with PEC

#### **PMBus COMMANDS**

Table 7 lists supported PMBus commands and manufacturer specific commands. A complete description of these commands can be found in the "PMBus Power System Mgt Protocol Specification – Part II – Revision 1.2". Users are encouraged to reference this specification. Exceptions or manufacturer specific implementations are listed in Table 7. Floating point values listed in the "DEFAULT VALUE" column are either Linear 16-bit Signed (PMBus Section 8.3.1) or Linear\_5s\_11s (PMBus Section 7.1) format, whichever is appropriate for the command. All commands from 0xD0 through 0xFF not listed in Table 7 are implicitly reserved by the manufacturer. Users should avoid blind writes within this range of commands to avoid undesired operation of the part. All commands from 0x00 through 0xCF not listed in Table 7 are implicitly

not supported by the manufacturer. Attempting to access non-supported or reserved commands may result in a CML command fault event. All output voltage settings and measurements are based on the VOUT\_MODE setting of 0x14. This translates to an exponent of  $2^{-12}$ .

If PMBus commands are received faster than they are being processed, the part may become too busy to handle new commands. In these circumstances the part follows the protocols defined in the PMBus Specification v1.2, Part II, Section 10.8.7, to communicate that it is busy. The part includes handshaking features to eliminate busy errors and simplify error handling software while ensuring robust communication and system behavior. Please refer to the subsection titled PMBus Communication and Command Processing in the Applications Information section for further details.

Table 7. PMBus Commands Summary (Note: The Data Format Abbreviations Are Detailed in Table 8)

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE	PAGE
PAGE	0x00	Provides integration with multi-page PMBus devices.	R/W Byte	N	Reg			0x00	85
OPERATION	0x01	Operating mode control. On/off, margin high and margin low.	R/W Byte	Y	Reg		Y	0x80	89
ON_OFF_CONFIG	0x02	RUN pin and PMBus bus on/off command configuration.	R/W Byte	Y	Reg		Y	0x1E	89
CLEAR_FAULTS	0x03	Clear any fault bits that have been set.	Send Byte	N				NA	114
PAGE_PLUS_WRITE		W Block	N					85	
PAGE_PLUS_READ 0x06 Read a command directly from a specified page.		Block R/W	N					85	
WRITE_PROTECT	E_PROTECT		R/W Byte	N	Reg		Y	0x00	86
STORE_USER_ALL	0x15	Store user operating memory to EEPROM.	Send Byte	N				NA	124
RESTORE_USER_ALL	0x16	Restore user operating memory from EEPROM.	Send Byte	N				NA	124
CAPABILITY	0x19	Summary of PMBus optional communication protocols supported by this device.	R Byte	N	Reg			0xB0	113
SMBALERT_MASK	0x1B	Mask ALERT activity	Block R/W	Υ	Reg		Υ	See CMD	114
VOUT_MODE 0x20 Output voltage format and exponent (2 <sup>-12</sup> ).		R Byte	Y	Reg			2 <sup>-12</sup> 0x14	95	
VOUT_COMMAND	0x21	21 Nominal output voltage set point.		Y	L16	V	Υ	1.0 0x1000	96
VOUT_MAX  Ox24 Upper limit on the commanded output voltage including VOUT_MARGIN_HI.		R/W Word	Y	L16	V	Y	3.6 0xC399	95	

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT Value	PAGE
VOUT_MARGIN_HIGH	0x25	Margin high output voltage set point. Must be greater than VOUT_COMMAND.	R/W Word	Y	L16	V	Y	1.05 0x10CD	96
VOUT_MARGIN_LOW	0x26	Margin low output voltage set point. Must be less than VOUT_COMMAND.	R/W Word	Y	L16	V	Y	0.95 0x0F33	96
VOUT_TRANSITION_ RATE	0X27	Rate the output changes when V <sub>OUT</sub> commanded to a new value.	R/W Word	Y	L11	V/ms	Y	0.25 0xD010	102
FREQUENCY_SWITCH	0x33	Switching frequency of the controller.	R/W Word	N	L11	kHz	Y	350kHz 0x2016	93
VIN_ON (SVIN_XX)	N_XX) 0x35 Input voltage at which the unit should start power conversion.		R/W Word	N	L11	V	Y	4.75 0xD130	94
VIN_OFF (SVIN_XX)	0x36	Input voltage at which the unit should stop power conversion.	R/W Word	N	L11	V	Υ	4.5 0xD120	94
VOUT_OV_FAULT_LIMIT	<u>'</u>		R/W Word	Υ	L16	V	Υ	1.1 0x119A	95
VOUT_OV_FAULT_		R/W Byte	Y	Reg		Y	0xB8	104	
VOUT_OV_WARN_LIMIT	0x42	Output overvoltage warning limit.	R/W Word	Y	L16	V	Υ	1.075 0x1133	95
VOUT_UV_WARN_LIMIT	0x43	Output undervoltage warning limit.	R/W Word	Υ	L16	V	Υ	0.925 0x0ECD	96
VOUT_UV_FAULT_LIMIT 0x44 0		Output undervoltage fault limit.	R/W Word	Υ	L16	V	Y	0.9 0x0E66	96
VOUT_UV_FAULT_ RESPONSE			R/W Byte	Υ	Reg		Y	0xB8	105
IOUT_OC_FAULT_LIMIT	0x46	Output overcurrent fault limit.	R/W Word	Υ	L11	А	Y	40.00 0xE280	98
IOUT_OC_FAULT_ RESPONSE	0x47	Action to be taken by the device when an output overcurrent fault is detected.	R/W Byte	Υ	Reg		Y	0x00	107
IOUT_OC_WARN_LIMIT	0x4A	Output overcurrent warning limit.	R/W Word	Υ	L11	Α	Y	34.0 0xE230	99
OT_FAULT_LIMIT	0x4F	External overtemperature fault limit.	R/W Word	Υ	L11	С	Y	128.0 0xF200	100
OT_FAULT_RESPONSE	0x50	Action to be taken by the device when an external overtemperature fault is detected,	R/W Byte	Υ	Reg		Y	0xB8	109
OT_WARN_LIMIT	0x51	External overtemperature warning limit.	R/W Word	Υ	L11	С	Y	125.0 0xEBE8	100
UT_FAULT_LIMIT	0x53	External undertemperature fault limit.	R/W Word	Y	L11	С	Y	-45.0 0xE530	101
UT_FAULT_RESPONSE	0x54	Action to be taken by the device when an external undertemperature fault is detected.	R/W Byte	Y	Reg		Y	0xB8	109
VIN_OV_FAULT_LIMIT	0x55	Input supply overvoltage fault limit.	R/W Word	N	L11	V	Υ	15.5 0xD3E0	93
VIN_OV_FAULT_ RESPONSE	0x56	Action to be taken by the device when an input overvoltage fault is detected.	R/W Byte	Υ	Reg		Y	0x80	104
VIN_UV_WARN_LIMIT	0x58	Input supply undervoltage warning limit.	R/W Word	N	L11	V	Y	4.65 0xD12A	94
IIN_OC_WARN_LIMIT	0x5D	Input supply overcurrent warning limit.	R/W Word	N	L11	А	Y	10.0 0xD280	99

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT Value	PAGE
TON_DELAY	0x60	Time from RUN and/or Operation on to output rail turn-on.	R/W Word	Υ	L11	ms	Y	0.0 0x8000	101
TON_RISE	0x61	Time from when the output starts to rise until the output voltage reaches the V <sub>OUT</sub> commanded value.	R/W Word	Υ	L11	ms	Y	3.0 0xC300	101
TON_MAX_FAULT_LIMIT	0x62	Maximum time from the start of TON_RISE for V <sub>OUT</sub> to cross the VOUT_UV_FAULT_LIMIT.	R/W Word	Υ	L11	ms	Y	5.0 0xCA80	102
TON_MAX_FAULT_ RESPONSE	0x63	Action to be taken by the device when a TON_ MAX_FAULT event is detected.	R/W Byte	Υ	Reg		Y	0xB8	107
TOFF_DELAY	0x64	Time from RUN and/or Operation off to the start of TOFF_FALL ramp.	R/W Word	Y	L11	ms	Y	0.0 0x8000	102
TOFF_FALL	0x65	Time from when the output starts to fall until the output reaches zero volts.	R/W Word	Y	L11	ms	Y	3.0 0xC300	102
TOFF_MAX_WARN_ LIMIT	0x66	'		Y	L11	ms	Υ	0 0x8000	103
STATUS_BYTE	0x78	One byte summary of the unit's fault condition.	R/W Byte	Υ	Reg			NA	115
STATUS_WORD 0x79 Two byte summary of the unit's fault condition.		R/W Word	Y	Reg			NA	116	
STATUS_VOUT	0x7A	Output voltage fault and warning status.	R/W Byte	Υ	Reg			NA	116
STATUS_IOUT	0x7B	Output current fault and warning status.	R/W Byte	Υ	Reg			NA	117
STATUS_INPUT	0x7C	Input supply fault and warning status.	R/W Byte	N	Reg			NA	117
STATUS_TEMPERATURE	0x7D	External temperature fault and warning status for READ_TEMERATURE_1.	R/W Byte	Y	Reg			NA	118
STATUS_CML	0x7E	Communication and memory fault and warning status.	R/W Byte	N	Reg			NA	118
STATUS_MFR_SPECIFIC	0x80	Manufacturer specific fault and state information.	R/W Byte	Υ	Reg			NA	119
READ_VIN	0x88	Measured input supply voltage.	R Word	N	L11	٧		NA	121
READ_IIN	0x89	Measured input supply current.	R Word	N	L11	Α		NA	121
READ_VOUT	0x8B	Measured output voltage.	R Word	Υ	L16	٧		NA	121
READ_IOUT	0x8C	Measured output current.	R Word	Υ	L11	Α		NA	121
READ_TEMPERATURE_1	0x8D	External temperature sensor temperature. This is the value used for all temperature related processing, including IOUT_CAL_GAIN.	R Word	Υ	L11	С		NA	121
READ_TEMPERATURE_2	0x8E	Internal die junction temperature. Does not affect any other commands.	R Word	N	L11	С		NA	121
READ_FREQUENCY	READ_FREQUENCY 0x95 Measured PWM switching frequency.		R Word	Υ	L11	Hz		NA	121
READ_POUT	0x96	Measured output power	R Word	Υ	L11	W		N/A	121
READ_PIN	0x97 Calculated input power		R Word	Υ	L11	W		N/A	122
PMBus_REVISION	0x98	' '		N	Reg			0x22	113
MFR_ID	0x99	The manufacturer ID of the LTM4681 in ASCII.	R String	N	ASC			LTC	113
MFR_MODEL	0x9A	Manufacturer part number in ASCII.	R String	N	ASC				113

52

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE	PAGE
MFR_VOUT_MAX	0xA5	Maximum allowed output voltage including VOUT_OV_FAULT_LIMIT.	R Word	Y	L16	V		3.6 0x0399	97
MFR_PIN_ACCURACY	0xAC	Returns the accuracy of the READ_PIN command	R Byte	N	%			5.0%	122
USER_DATA_00	0xB0	OEM RESERVED. Typically used for part serialization.	R/W Word	N	Reg		Y	NA	113
USER_DATA_01	0xB1	Manufacturer reserved for LTpowerPlay.	R/W Word	Υ	Reg		Υ	NA	113
USER_DATA_02	0xB2	OEM RESERVED. Typically used for part serialization	R/W Word	N	Reg		Y	NA	113
USER_DATA_03	0xB3	An NVM word available for the user.	R/W Word	Υ	Reg		Υ	0x0000	113
USER_DATA_04	0xB4	An NVM word available for the user.	R/W Word	N	Reg		Υ	0x0000	113
MFR_EE_UNLOCK	0xBD	Contact factory.							129
MFR_EE_ERASE	0xBE	Contact factory.							129
MFR_EE_DATA	0xBF	Contact factory.							129
MFR_CHAN_CONFIG	0xD0	Configuration bits that are channel specific.	R/W Byte	Y	Reg		Y	0x1D	87
MFR_CONFIG_ALL	0xD1	General configuration bits.	R/W Byte	N	Reg		Υ	0x21	88
MFR_FAULT_ PROPAGATE			R/W Word	Y	Reg		Υ	0x6993	110
MFR_PWM_COMP	0xD3	PWM loop compensation configuration	R/W Byte	Υ	Reg		Υ	0x28	91
MFR_PWM_MODE	0xD4	Configuration for the PWM engine.	R/W Byte	Υ	Reg		Υ	0xC7	90
MFR_FAULT_RESPONSE	0xD5	Action to be taken by the device when the FAULT pin is externally asserted low.	R/W Byte	Y	Reg		Y	0xC0	112
MFR_OT_FAULT_ RESPONSE	0xD6	Action to be taken by the device when an internal overtemperature fault is detected.	R Byte	N	Reg			0xC0	108
MFR_IOUT_PEAK	0xD7	Report the maximum measured value of READ_IOUT since last MFR_CLEAR_PEAKS.	R Word	Y	L11	A		NA	122
MFR_ADC_CONTROL	0xD8	ADC telemetry parameter selected for repeated fast ADC read back	R/W Byte	N	Reg			0x00	123
MFR_RETRY_DELAY	0xDB	Retry interval during FAULT retry mode.	R/W Word	Y	L11	ms	Y	250.0 0xF3E8	103
MFR_RESTART_DELAY	0xDC	Minimum time the RUN pin is held low by the LTM4681.	R/W Word	Y	L11	ms	Y	150.0 0xF258	103
MFR_VOUT_PEAK	0xDD	Maximum measured value of READ_VOUT since last MFR_CLEAR_PEAKS.	R Word	Υ	L16	V		NA	122
MFR_VIN_PEAK	0xDE	Maximum measured value of READ_VIN since last MFR_CLEAR_PEAKS.	R Word	N	L11	V		NA	122
MFR_TEMPERATURE_1_PEAK	_TEMPERATURE_1_PEAK		R Word	Y	L11	С		NA	122
MFR_READ_IIN_PEAK	0xE1	Maximum measured value of READ_IIN command since last MFR_CLEAR_PEAKS	R Word	N	L11	А		NA	122
MFR_CLEAR_PEAKS	0xE3 Clears all peak values.		Send Byte	N				NA	115
MFR_READ_ICHIP	0xE4	Measured supply current of the SV <sub>IN</sub> pin	R Word	N	L11	Α		NA	123
MFR_PADS	0xE5	Digital status of the I/O pads.	R Word	N	Reg			NA	119

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE	PAGE
MFR_ADDRESS	0xE6	Sets the 7-bit I <sup>2</sup> C address byte, Ch 0 and 1	R/W Byte	N	Reg		Υ	0x4F	87
MFR_ADDRESS	0xE6	Sets the 7-bit I <sup>2</sup> C address byte, Ch 2 and 3	R/W Byte	N	Reg		Υ	0x4E	87
MFR_SPECIAL_ID	0xE7	Manufacturer code representing the LTM4681 and revision	R Word	N	Reg			0x414X	113
MFR_IIN_CAL_GAIN	0xE8	The resistance value of the input current sense element in $m\Omega.$	R/W Word	N	L11	mΩ	Υ	2.0 0xC200	99
MFR_FAULT_LOG_ STORE	TORE 0xEA Command a transfer of the fault log from RAM to EEPROM.		Send Byte	N				NA	125
MFR_INFO	0x	Contact factory.							129
MFR_IOUT_CAL_GAIN	AIN 0xDA SET AT FACTORY. Typical 0.4mΩ		R Word	Y	L11	mΩ		0.4 typical 0xD01A	97
MFR_FAULT_LOG_ CLEAR	0xEC	Initialize the EEPROM block reserved for fault logging.	Send Byte	N				NA	129
MFR_FAULT_LOG	ULT_LOG 0xEE Fault log data bytes.		R Block	N	Reg		Υ	NA	125
MFR_COMMON	MFR_COMMON		R Byte	N	Reg			NA	120
MFR_COMPARE_USER_ ALL	MFR_COMPARE_USER_ALL 0xF0 Compares current command contents with NVM.		Send Byte	N				NA	124
MFR_TEMPERATURE_2_PEAK	0xF4	Peak internal die temperature since last MFR_ CLEAR_PEAKS.	R Word	N	L11	С		NA	123
MFR_PWM_CONFIG	0xF5	Set numerous parameters for the DC/DC controller including phasing.	R/W Byte	N	Reg		Y	0x10	92
MFR_IOUT_CAL_GAIN_ TC	0xF6	Temperature coefficient of the current sensing element.	R/W Word	Y	CF	ppm/ °C	Y	3900 0x0F3C	97
MFR_ICHIP_CAL_GAIN	0xF7	The resistance value of the $V_{\text{IN}}$ pin filter element in $m\Omega.$	R/W Word	N	L11	mΩ	Y	1000 0x03E8	94
MFR_TEMP_1_GAIN	0xF8	Sets the slope of the external temperature sensor.	R/W Word	Y	CF		Y	0.995 0x3FAE	100
MFR_TEMP_1_OFFSET	MFR_TEMP_1_OFFSET		R/W Word	Y	L11	С	Y	0.0 0x8000	100
MFR_RAIL_ADDRESS	_RAIL_ADDRESS OxFA Common address for PolyPhase outputs to adjust common parameters.		R/W Byte	Y	Reg		Y	0x80	87
MFR_REAL_TIME	0xFB	48-bit share-clock counter value.	R Block	N	CF			NA	126
MFR_RESET	0xFD	Commanded reset without requiring a power down.	Send Byte	N				NA	89

**Note 1**: Commands indicated with Y in the NVM column indicate that these commands are stored and restored using the STORE\_USER\_ALL and RESTORE\_USER\_ALL commands, respectively.

Note 2: Commands with a default value of NA indicate "not applicable". Commands with a default value of FS indicate "factory set on a per part basis".

**Note 3**: The LTM4681 contains additional commands not listed in Table 7. Reading these commands is harmless to the operation of the IC; however, the contents and meaning of these commands can change without notice.

- Note 4: Some of the unpublished commands are read-only and will generate a CML bit 6 fault if written.
- Note 5: Writing to commands not published in Table 7 is not permitted.

**Note 6**: The user should not assume compatibility of commands between different parts based upon command names. Always refer to the manufacturer's data sheet for each part for a complete definition of a command's function. ADI strives to keep command functionality compatible between all ADI devices. Differences may occur to address specific product requirements.

#### **Table 8. Data Format Abbreviations**

L11	Linear_5s_11s	PMBus data field b[15:0] Value = $Y \cdot 2^N$ where N = b[15:11] is a 5-bit two's complement integer and Y = b[10:0] is an 11-bit two's complement integer Example: For b[15:0] = 0x9807 = 'b10011_000_0000_0111 Value = $7 \cdot 2^{-13} = 854 \cdot 10^{-6}$ From "PMBus Spec Part II: Paragraph 7.1"
L16	Linear_16u	PMBus data field b[15:0] Value = Y $\bullet$ 2 <sup>N</sup> where Y = b[15:0] is an unsigned integer and N = VOUT_MODE_PARAMETER is a 5-bit two's complement exponent that is hardwired to $-12$ decimal Example: For b[15:0] = 0x9800 = 'b1001_1000_0000_0000 Value = 19456 $\bullet$ 2 <sup>-12</sup> = 4.75 From "PMBus Spec Part II: Paragraph 8.2"
Reg	Register	PMBus data field b[15:0] or b[7:0]. Bit field meaning is defined in detailed PMBus Command Description.
L16	Integer Word	PMBus data field b[15:0]  Value = Y  where Y = b[15:0] is a 16-bit unsigned integer  Example:  For b[15:0] = 0x9807 = 'b1001_1000_0000_0111  Value = 38919 (decimal)
CF	Custom Format	Value is defined in detailed PMBus Command Description. This is often an unsigned or two's complement integer scaled by an MFR specific constant.
ASC	ASCII Format	A variable length string of text characters conforming to ISO/IEC 8859-1 standard.

## **VIN TO VOUT STEP-DOWN RATIOS**

There are restrictions in the maximum  $V_{IN}$  and  $V_{OUT}$  step-down ratio that can be achieved for a given input voltage. Each output of the LTM4681 is capable of 95% duty cycle at 500kHz, but the  $V_{IN}$  to  $V_{OUT}$  minimum dropout is still a function of its load current and will limit output current capability related to high duty cycle on the topside switch.

Minimum on-time  $t_{ON(MIN)}$  is another consideration in operating at a specified duty cycle while operating at a certain frequency due to the fact that  $t_{ON(MIN)} < D/f_{SW}$ , where D is duty cycle and  $f_{SW}$  is the switching frequency.  $t_{ON(MIN)}$  is specified in the electrical parameters as 60ns. See Note 6 in the Electrical Characteristics section for output current guideline.

#### INPUT CAPACITORS

The LTM4681 module should be connected to a low AC impedance DC source. For the regulator input, four  $22\mu F$  input ceramic capacitors are used to handle the RMS ripple current. A  $47\mu F$  to  $150\mu F$  surface mount aluminum electrolytic bulk capacitor can be used for more input bulk capacitance. This bulk input capacitor is only needed if the input source impedance is compromised by long inductive leads, traces or not enough source capacitance. If low impedance power planes are used, then this bulk capacitor is not needed.

For a buck converter, the switching duty-cycle can be estimated as:

$$D_n = \frac{V_{OUTn}}{V_{INn}}$$

Without considering the inductor current ripple, for each output, the RMS current of the input capacitor can be estimated as:

$$I_{\text{CIN}_n(\text{RMS})} = \frac{I_{\text{OUT}n(\text{MAX})}}{\eta^{\circ / \circ}} \bullet \sqrt{D_n \bullet (1 - D_n)}$$

In the above equation,  $\eta\%$  is the estimated efficiency of the power module. The bulk capacitor can be a switcher-rated electrolytic aluminum capacitor, or a polymer capacitor. Application Note 77 can be utilized to help calculate ripple current cancellation for multiphase applications.

#### **OUTPUT CAPACITORS**

The LTM4681 is designed for low output voltage ripple noise and good transient response. The bulk output capacitors defined as  $C_{OUT}$  are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. Cour can be a low ESR tantalum capacitor, a low ESR polymer capacitor or ceramic capacitor. The typical output capacitance range for each output is from 400µF to 1000µF. Additional output filtering may be required by the system designer, if further reduction of output ripple or dynamic transient spikes is required. Table 13 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 10A to 20A step, 10A/µs transient each channel. Table 13 optimizes total equivalent ESR and total bulk capacitance to optimize the transient performance. Stability criteria are considered in the Table 13 matrix, and the LTPowerCAD Design Tool will be provided for stability analysis. Multiphase operation reduces effective output ripple as a function of the number of phases. Application Note 77 discusses this noise reduction versus output ripple current cancellation, but the output capacitance should be considered carefully as a function of stability and transient response. The LTPowerCAD Design Tool can calculate the output ripple reduction as the number of implemented phases increases by N times. A small value  $10\Omega$  resistor can be placed in series from  $V_{OUT_n}$  to the  $V_{OSNS0}^+$  pin to allow for a bode plot analyzer to inject a signal into the control loop and validate the regulator stability. The LTM4681's stability compensation can be adjusted using two external capacitors (COMP na, COMP nb), and the MFR PWM COMP commands.

#### LIGHT LOAD CURRENT OPERATION

The LTM4681 has two modes of operation including high efficiency, discontinuous conduction mode or forced continuous conduction mode. The mode of operation is configured by bit 0 of the MFR\_PWM\_MODE*n* command (discontinuous conduction is always the start-up mode, forced continuous is the default running mode).

If a channel is enabled for discontinuous mode operation, the inductor current is not allowed to reverse. The reverse current comparator,  $I_{REV}$ , turns off the bottom

MOSFET (MBn) just before the inductor current reaches zero, preventing it from reversing and going negative. Thus, the controller can operate in discontinuous (pulseskipping) operation. In forced continuous operation, the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined solely by the voltage on the COMPn pin. In this mode, the efficiency at light loads is lower than in discontinuous mode operation. However, continuous mode exhibits lower output ripple and less interference with audio circuitry. Forced continuous conduction mode may result in reverse inductor current, which can cause the input supply to boost. The VIN OV FAULT LIMIT can detect this (if SV<sub>IN nn</sub> is connected to V<sub>INO1</sub> and/or V<sub>IN23</sub>) and turn off the offending channel. However, this fault is based on an ADC read and can nominally take up to 100ms to detect. If there is a concern about the input supply boosting, keep the part in discontinuous conduction operation.

#### **SWITCHING FREQUENCY AND PHASE**

The switching frequency of the LTM4681's channels is established by its analog phase-locked-loop (PLL) locking on to the clock present at the module's SYNC *nn* pin. The clock waveform on the SYNC *nn* pin can be generated by the LTM4681's internal circuitry when an external pull-up resistor to 3.3V (e.g., V<sub>DD33</sub>) is provided, in combination with the LTM4681 control IC's FREQUENCY SWITCH command being set to one of the following supported values: 250kHz, 350kHz, 425kHz, 500kHz, 575kHz, 650kHz, 750kHz. In this configuration, the module is called a "sync master": (using the factory-default setting of MFR CONFIG\_ALL[4] = 0b), SYNC\_nn becomes a bidirectional open-drain pin, and the LTM4681 pulls SYNC logic low for nominally 500ns at a time, at the prescribed clock rate. The SYNC signal can be bused to other LTM4681 modules (configured as "sync slaves"), for purposes of synchronizing switching frequencies of multiple modules within a system—but only one LTM4681 internal controllers should be configured as a "sync master"; the other LTM4681(s) should be configured as "sync slaves".

The most straightforward way is to set its FREQUENCY\_SWITCH command to 0x0000 and MFR CONFIG

ALL[4] = 1b. This can be easily implemented with resistor pin-strap settings on the FSWPH\_nn\_CFG pin (see Table 3). Using MFR\_CONFIG\_ALL[4] = 1b, the LTM4681s SYNC pin becomes a high impedance input, only—i.e., it does not drive SYNC low. The module synchronizes its frequency to that of the clock applied to its SYNC pin. The only shortcoming of this approach is: in the absence of an externally applied clock, the switching frequency of the module will default to the low end of its frequency-synchronization capture range (~225kHz).

If fault-tolerance to the loss of an externally applied SYNC clock is desired, the FREQUENCY SWITCH command of a "sync slave" can be left at the nominal target switching frequency of the application, and not 0x0000 However, it is then still necessary to configure MFR CONFIG ALL[4] = 1b. With this combination of configurations, the LTM4681's SYNC\_nn pins becomes a high impedance input and the module synchronizes its frequency to that of the externally applied clock, provided that the frequency of the externally applied clock exceeds ~1/2. of the target frequency (FREQUENCY SWITCH). If the SYNC clock is absent, the module responds by operating at its target frequency, indefinitely. If and when the SYNC clock is restored, the module automatically phase-locks to the SYNC clock as normal. The only shortcoming of this approach is: the EEPROM must be configured per above guidance; resistor pin-strapping options on the FSWPH *nn* CFG pin alone cannot provide fault-tolerance to the absence of the SYNC clock.

The FREQUENCY\_SWITCH register can be altered via  $I^2C$  commands, but only when switching action is disengaged, i.e., the module's outputs are turned off. The FREQUENCY\_SWITCH command takes on the value stored in NVM at  $SV_{IN}$  power-up, but is overridden according to a resistor pin-strap applied between the FSWPH\_nn\_CFG pin and SGND only if the module is configured to respect resistor pin-strap settings (MFR\_CONFIG\_ALL[6] = 0b). Table 3 highlights available resistor pin-strap and corresponding FREQUENCY\_SWITCH settings.

The relative phasing of all active channels in a PolyPhase rail should be optimally phased. The relative phasing of each rail is  $360^{\circ}/n$ , where n is the number of phases in the rail. MFR\_PWM\_CONFIG[2:0] configures channel relative

phasing with respect to the SYNC\_nn pin. Phase relationship values are indicated with 0° corresponding to the falling edge of SYNC being coincident with the turn-on of the top MOSFETs.

The MFR\_PWM\_CONFIG command can be altered via I<sup>2</sup>C commands, but only when switching action is disengaged, i.e., the module's outputs are turned off. The MFR\_PWM\_CONFIG command takes on the value stored in NVM at SV<sub>IN\_nn</sub> power-up, but is overridden according to a resistor pin-strap applied between the FSWPH\_nn\_CFG pin and SGND only if the module is configured to respect resistor pin-strap settings (MFR\_CONFIG\_ALL[6] = 0b). Table 3 highlights available resistor pin-strap and corresponding MFR\_PWM\_CONFIG[2:0] settings.

Some combinations of FREQUENCY\_SWITCH and MFR\_PWM\_CONFIG[2:0] are not available by resistor pin-strapping the FSWPH\_nn\_CFG pin. All combinations of supported values for FREQUENCY\_SWITCH and MFR\_PWM\_CONFIG[2:0] can be configured by NVM programming—or, I<sup>2</sup>C transactions, provided switching action is disengaged, i.e., the module's outputs are turned off.

Care must be taken to minimize capacitance on SYNC to assure that the pull-up resistor versus the capacitor load has a low enough time constant for the application to form a "clean" clock. (See "Open-Drain Pins", later in this section.)

When an LTM4681 is configured as a sync slave, it is permissible for external circuitry to drive the SYNC\_nn pin from a current-limited source (less than 10mA), rather than using a pull-up resistor. Any external circuitry must not drive high with arbitrarily low impedance at SV<sub>IN\_nn</sub> power-up, because the SYNC\_nn output can be low impedance until NVM contents have been downloaded to RAM.

Recommended LTM4681 switching frequencies of operation for many common  $V_{\text{IN}}$ -to- $V_{\text{OUT}}$  applications are indicated below. When the two channels of an LTM4681 are stepping input voltage(s) down to output voltages whose recommended switching frequencies below are significantly different, operation at the higher of the two recommended switching frequencies is preferable, but minimum on-time must be considered. (See Minimum On-Time Considerations section.)

Table 9. Recommended Switching Frequency for Various  $V_{IN}$ -to- $V_{OUT}$  Step-Down Scenarios

	5V <sub>IN</sub>	8V <sub>IN</sub>	12V <sub>IN</sub>			
0.9V <sub>OUT</sub>						
1.0V <sub>OUT</sub>	250kHz to 350kHz					
1.2V <sub>OUT</sub>						
1.5V <sub>OUT</sub>		40EVH- E00VH-				
1.8V <sub>OUT</sub>		425kHz, 500kHz				
2.5V <sub>OUT</sub>	500kHz					
3.3V <sub>OUT</sub>	– 500kHz, 575kHz					

#### **OUTPUT CURRENT LIMIT PROGRAMMING**

The cycle-by-cycle current limit (= V<sub>ISENSE</sub>/DCR) is proportional to COMP nb, which can be programmed from 1.45V to 2.2V using the PMBus command IOUT OC FAULT LIMIT. The LTM4681 uses only the sub-milliohm sensing to detect current levels. See page 98. The LTM4681 has two ranges of current limit programming. The value of MFR\_PWM\_MODE[2] is reserved and the MFR\_PWM\_ MODE[7], and IOUT OC FAULT LIMIT are used to set the current limit level, see the section of the PMBus commands, the device can regulate output voltage with the peak current under the value of IOUT OC FAULT LIMIT in normal operation. In case of output current exceeding that current limit, a OC fault will be issued. Each of the IOUT OC FAULT LIMIT ranges will affect the loop gain, and subsequently affect the loop stability, so setting the range of current limiting is a part of loop design.

The LTPowerCAD Design Tool can be used to look at the loop stability changes if current limit range is adjusted. The LTM4681 will automatically update the current limit as the inductor temperature changes. Keep in mind this operation is on a cycle-by-cycle basis and is only a function of the peak inductor current. The average inductor current is monitored by the ADC converter and can provide a warning if too much average output current is detected. The overcurrent fault is detected when the COMP*nb* voltage hits the maximum value. The digital processor within the LTM4681 provides the ability to either ignore the fault, shut down and latch off or shut down and retry indefinitely (hiccup). Refer to the overcurrent portion of the Operation section for more detail. The Read\_POUT can be used to readback calculated output power.

#### MINIMUM ON-TIME CONSIDERATIONS

Minimum on-time,  $t_{ON(MIN)}$ , is the smallest time duration that the LTM4681 is capable of turning on the top MOSFET. It is determined by internal timing delays and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that:

$$t_{ON(MIN)} < \frac{V_{OUTn}}{V_{INn} \bullet f_{OSC}}$$

If the duty cycle falls below what can be accommodated by the minimum on-time, the controller will begin to skip cycles. The output voltage will continue to be regulated, but the ripple voltage and current will increase.

The minimum on-time for the LTM4681 is 60ns.

# VARIABLE DELAY TIME, SOFT-START AND OUTPUT VOLTAGE RAMPING

The LTM4681 must enter its run state prior to soft-start. The RUNn pins are released after the part initializes and  $SV_{IN\_nn}$  is greater than the VIN\_ON threshold. If multiple LTM4681s are used in an application, they should be configured to share the same RUNn pins. They all hold their respective RUNn pins low until all devices initialize and  $SV_{IN}$  exceeds the VIN\_ON threshold for all devices. The SHARE\_CLK\_nn pin assures all the devices connected to the signal use the same time base.

After the RUN*n* pin releases, the controller waits for the user-specified turn-on delay (TON\_DELAY*n*) prior to initiating an output voltage ramp. Multiple LTM4681s and other ADI parts can be configured to start with variable delay times. To work correctly, all devices use the same timing clock (SHARE\_CLK) and all devices must share the RUN*n* pin.

This allows the relative delay of all parts to be synchronized. The actual variation in the delay will be dependent on the highest clock rate of the devices connected to the SHARE\_CLK pin (all Analog Devices ICs are configured to allow the fastest SHARE\_CLK signal to control the timing of all devices). The SHARE\_CLK signal can be ±10% in frequency, thus the actual time delays will have some variance.

Soft-start is performed by actively regulating the load voltage while digitally ramping the target voltage from 0V to the commanded voltage set point. The rise time of the voltage ramp can be programmed using the  $TON_RISEn$  command to minimize inrush currents associated with the start-up voltage ramp. The soft-start feature is disabled by setting  $TON_RISEn$  to any value less than 0.250ms. The LTM4681 performs the necessary math internally to assure the voltage ramp is controlled to the desired slope. However, the voltage slope can not be any faster than the  $V_{OUTn}$  fundamental limits of the power stage. The number of  $t_{ON(MIN)}$  steps in the ramp is equal to  $TON_RISE/0.1$ ms. Therefore, the shorter the  $TON_RISEn$  time setting, the more discrete steps in the soft-start ramp appear.

The LTM4681 PWM always operates in discontinuous mode during the TON\_RISE*n* operation. In discontinuous mode, the bottom MOSFET (MB*n*) is turned off as soon as reverse current is detected in the inductor. This allows the regulator to start up into a pre-biased load.

There is no analog tracking feature in the LTM4681; however, two outputs can be given the same TON\_RISE*n* and TON\_DELAY*n* times to achieve ratiometric rail tracking. Because the RUN*n* pins are released at the same time and both units use the same time base (SHARE\_CLK), the outputs track very closely. If the circuit is in a PolyPhase configuration, all timing parameters must be the same.

#### **DIGITAL SERVO MODE**

For maximum accuracy in the regulated output voltage, enable the digital servo loop by asserting bit 6 of the MFR\_PWM\_MODE command. In digital servo mode, the LTM4681 will adjust the regulated output voltage based on the ADC voltage reading. Every 90ms the digital servo loop will step the LSB of the DAC (nominally 1.375mV or 0.6875mV depending on the voltage range bit) until the output is at the correct ADC reading. At power-up this mode engages after TON\_MAX\_FAULT\_LIMIT unless the limit is set to 0 (infinite). If the TON\_MAX\_FAULT\_LIMIT is set to 0 (infinite), the servo begins after TON\_RISE is complete and  $V_{\rm OUT}$  has exceeded the VOUT\_UV\_FAULT\_LIMIT.

This same point in time is when the output changes from discontinuous to the programmed mode as indicated in MFR\_PWM\_MODE bit 0. Refer to Figure 25 for details on the  $V_{OUT}$  waveform under time-based sequencing. If the TON\_MAX\_FAULT\_LIMIT is set to a value greater than 0 and the TON\_MAX\_FAULT\_RESPONSE is set to ignore 0x00, the servo begins:

- After the TON\_RISE sequence is complete
- 2. After the TON\_MAX\_FAULT\_LIMIT time is reached; and
- 3. After the VOUT\_UV\_FAULT\_LIMIT has been exceed or the IOUT\_OC\_FAULT\_LIMIT is no longer active.

If the TON\_MAX\_FAULT\_LIMIT is set to a value greater than 0 and the TON\_MAX\_FAULT\_RESPONSE is not set to ignore 0x00, the servo begins:

- 1. After the TON RISE sequence is complete
- After the TON\_MAX\_FAULT\_LIMIT time has expired and both VOUT\_UV\_FAULT and IOUT\_OC\_FAULT are not present.

The maximum rise time is limited to 1.3 seconds.

In a PolyPhase configuration it is recommended only one of the control loops have the digital servo mode enabled. This will assure the various loops do not work against each other due to slight differences in the reference circuits.




Figure 25. Timing Controlled V<sub>OUT</sub> Rise

#### **SOFT OFF (SEQUENCED OFF)**

In addition to a controlled start-up, the LTM4681 also supports controlled turn-off. The TOFF\_DELAY and TOFF\_ FALL functions are shown in Figure 26. TOFF FALL is processed when the RUNn pin goes low or if the part is commanded off. If the part faults off or  $\overline{FAULT}n$  is pulled low externally and the part is programmed to respond to this, the output will three-state rather than exhibiting a controlled ramp. The output will decay as a function of the load. The output voltage will operate as shown in Figure 26 as long as the part is in forced continuous mode and the TOFF FALL time is sufficiently slow that the power stage can achieve the desired slope. The TOFF\_FALL time can only be met if the power stage and controller can sink sufficient current to assure the output is at zero volts by the end of the fall time interval. If the TOFF FALL time is set shorter than the time required to discharge the load capacitance, the output will not reach the desired zero volt state. At the end of TOFF FALL, the controller will cease to sink current and V<sub>OLIT</sub> will decay at the natural rate determined by the load impedance. If the controller is in discontinuous mode, the controller will not pull negative current and the output will be pulled low by the load, not the power stage. The maximum fall time is limited to 1.3 seconds. The shorter TOFF FALL time is set, the larger the discrete steps in the TOFF FALL ramp will appear. The number of steps in the ramp is equal to TOFF FALL/0.1ms.




Figure 26. TOFF\_DELAY and TOFF\_FALL

#### UNDERVOLTAGE LOCKOUT

The LTM4681 is initialized by an internal threshold-based UVLO where V<sub>IN</sub> must be approximately 4V and INTV<sub>CC</sub>  $n_n$ ,  $V_{DD33}$   $n_n$ , and  $V_{DD25}$   $n_n$  must be within approximately 20% of their regulated values. In addition,  $V_{DD33}$  nn must be within approximately 7% of the targeted value before the RUN*n* pin is released. After the part has initialized, an additional comparator monitors V<sub>IN</sub>. The VIN\_ON threshold must be exceeded before the power sequencing can begin. When  $V_{IN}$  drops below the VIN\_OFF threshold, the SHARE\_CLK\_nn pin will be pulled low and V<sub>IN</sub> must increase above the VIN ON threshold before the controller will restart. The normal start-up sequence will be allowed after the VIN\_ON threshold is crossed. If FAULT n is held low when V<sub>IN</sub> is applied, ALERT nn will be asserted low even if the part is programmed to not assert  $\overline{\text{ALERT}}$  nn when  $\overline{FAULT}n$  is held low. If  $I^2C$  communication occurs before the LTM4681 is out of reset and only a portion of the command is seen by the part, this can be interpreted as a CML fault. If a CML fault is detected, ALERT nn is asserted low.

It is possible to program the contents of the NVM in the application if the  $V_{DD33}$  nn supply is externally driven directly to V<sub>DD33</sub> nn or through V<sub>BIAS</sub>. This will activate the digital portion of the LTM4681 without engaging the high voltage sections. PMBus communications are valid in this supply configuration. If V<sub>IN</sub> has not been applied to the LTM4681, bit 3 (NVM Not Initialized) in MFR COMMON will be asserted low. If this condition is detected, the part will only respond to addresses 5A and 5B. To initialize the part issue the following set of commands: global address 0x5B command 0xBD data 0x2B followed by global address 5B command 0xBD and data 0xC4. The part will now respond to the correct address. Configure the part as desired then issue a STORE\_USER\_ALL. When V<sub>IN</sub> is applied a MFR\_RESET command must be issued to allow the PWM to be enabled and valid ADC conversions to be read.

#### FAULT DETECTION AND HANDLING

The LTM4681  $\overline{FAULT}n$  pins are configurable to indicate a variety of faults including OV, UV, OC, OT, timing faults, and peak over current faults. In addition, the  $\overline{FAULT}n$  pins

can be pulled low by external sources indicating a fault in some other portion of the system. The fault response is configurable and allows the following options:

- Ignore
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely at the Time Interval Specified in MFR\_RETRY\_DELAY

Refer to the PMBus section of the data sheet and the PMBus specification for more details.

The OV response is automatic. If an OV condition is detected, TGn goes low and BGn is asserted.

Fault logging is available on the LTM4681. The fault logging is configurable to automatically store data when a fault occurs that causes the unit to fault off. The header portion of the fault logging table contains peak values. It is possible to read these values at any time. This data will be useful while troubleshooting the fault.

If the LTM4681 internal temperature is in excess of 85°C, writes into the NVM (other than fault logging) are not recommended. The data will still be held in RAM, unless the 3.3V supply UVLO threshold is reached. If the die temperature exceeds 130°C all NVM communication is disabled until the die temperature drops below 120°C.

#### **OPEN-DRAIN PINS**

The LTM4681 has the following open-drain pins:

- 3.3V Pins
  - 1. FAULTn
  - 2. SYNC nn
  - 3. SHARE\_CLK\_nn
  - 4. PGOODn

5V Pins (5V pins operate correctly when pulled to 3.3V.)

- 1. RUN*n*
- 2. ALERT nn
- 3. SCL nn
- 4. SDA nn

All the above pins have on-chip pull-down transistors that can sink 3mA at 0.4V. The low threshold on the pins is 0.8V; thus, there is plenty of margin on the digital signals with 3mA of current. For 3.3V pins, 3mA of current is a 1.1k resistor. Unless there are transient speed issues associated with the RC time constant of the resistor pull-up and parasitic capacitance to ground, a 10k resistor or larger is generally recommended.

For high speed signals such as the SDA, SCL and SYNC, a lower value resistor may be required. The RC time constant should be set to 1/3 to 1/5 the required rise time to avoid timing issues. For a 100pF load and a 400kHz PMBus communication rate, the rise time must be less than 300ns. The resistor pull-up on the SDA\_nn and SCL\_nn pins with the time constant set to 1/3 the rise time is:

$$R_{PULLUP} = \frac{t_{RISE}}{3 \cdot 100pF} = 1k$$

The closest 1% resistor value is 1k. Be careful to minimize parasitic capacitance on the SDA and SCL pins to avoid communication problems. To estimate the loading capacitance, monitor the signal in question and measure how long it takes for the desired signal to reach approximately 63% of the output value. This is a one time constant. The SYNC\_nn pin has an on-chip pull-down transistor with the output held low for nominally 500ns. If the internal oscillator is set for 500kHz and the load is 100pF and a 3x time constant is required, the resistor calculation is as follows:

$$R_{PULLUP} = \frac{2\mu s - 500ns}{3 \cdot 100pF} = 5k$$

The closest 1% resistor is 4.99k.

If timing errors are occurring or if the SYNC frequency is not as fast as desired, monitor the waveform and determine if the RC time constant is too long for the application. If possible reduce the parasitic capacitance. If not, reduce the pull-up resistor sufficiently to assure proper timing. The SHARE\_CLK\_nn pull-up resistor has a similar equation with a period of 10µs and a pull-down time of 1µs. The RC time constant should be approximately 3µs or faster.

## PHASE-LOCKED LOOP AND FREQUENCY SYNCHRONIZATION

The LTM4681 has a phase-locked loop (PLL) comprised of an internal voltage-controlled oscillator (VCO) and a phase detector. The PLL is locked to the falling edge of the SYNC\_nn pin. The phase relationship between the PWM controller and the falling edge of SYNC is controlled by the lower 3 bits of the MFR\_PWM\_ CONFIG command. For PolyPhase applications, it is recommended that all the phases be spaced evenly. Thus for a 2-phase system the signals should be 180° out of phase and a 4-phase system should be spaced 90°.

The phase detector is an edge-sensitive digital type that provides a known phase shift between the external and internal oscillators. This type of phase detector does not exhibit false lock to harmonics of the external clock.

The output of the phase detector is a pair of complementary current sources that charge or discharge the internal filter network. The PLL lock range is guaranteed between 250kHz and 1MHz. Nominal parts will have a range beyond this; however, operation to a wider frequency range is not guaranteed.

The PLL has a lock detection circuit. If the PLL should lose lock during operation, bit 4 of the STATUS\_MFR\_ SPECIFIC command is asserted and the ALERT\_nn pin is pulled low. The fault can be cleared by writing a 1 to the bit. If the user does not wish to see the ALERT\_nn pin assert if a PLL\_FAULT occurs, the SMBALERT\_MASK command can be used to prevent the alert.

If the SYNC signal is not clocking in the application, the nominal programmed frequency will control the PWM circuitry. However, if multiple parts share the SYNC\_nn pins and the signal is not clocking, the parts will not be synchronized and excess voltage ripple on the output may be present. Bit 10 of MFR\_PADS will be asserted low if this condition exists.

If the PWM signal appears to be running at too high a frequency, monitor the SYNC\_nn pin. Extra transitions on the falling edge will result in the PLL trying to lock on to noise versus the intended signal. Review routing of digital control signals and minimize crosstalk to the SYNC signal

to avoid this problem. Multiple LTM4681s are required to share one SYNC\_nn pin in PolyPhase configurations. For other configurations, connecting the SYNC\_nn pins to form a single SYNC signal is optional. If the SYNC\_nn pin is shared between LTM4681s, only one LTM4681 controllers can be programmed with a frequency output. All the other LTM4681s should be programmed to disable the SYNC\_nn output. However their frequency should be programmed to the nominal desired value.

#### INPUT CURRENT SENSE AMPLIFIER

The LTM4681 input current sense amplifier can sense the supply current into the  $V_{IN01}$  and  $V_{IN23}$  power stages pins using an external sense resistor as shown in the Figure 2 Block Diagram. The  $R_{SENSE}$  value can be programmed using the MFR\_IIN\_CAL\_GAIN command. Kelvin sensing is recommended across the  $R_{SENSE}$  resistor to eliminate errors. The MFR\_PWM\_CONFIG [6:5] sets the input current sense amplifier gain. See the MFR\_PWM\_CONFIG section. The IIN\_OC\_WARN\_LIMIT command sets the value of the input current measured by the ADC, in amperes, that causes a warning indicating the input current is high. The READ\_IIN value will be used to determine if this limit has been exceeded. The READ\_IIN command returns the input current, in Amperes, as measured across the input current sense resistor.

There is an IR voltage drop from the supply to the  $SV_{IN\_nn}$  pin due to the current flowing into the  $SV_{IN\_nn}$  pin. To compensate for this voltage drop, the MFR\_RVIN will be automatically set to the  $1\Omega$  internal sense resistor in the Figure 2 Block Diagram. The LTM4681 will multiply the MFR\_READ\_ICHIP measurement value by this  $1\Omega$  resistor and add this voltage to the measured voltage at the  $SV_{IN\_nn}$  pin. Therefore, READ\_VIN = VSVIN\_PIN + (MFR\_READ\_ICHIP •  $1\Omega$ ) The MFR\_READ\_ICHIP command is used to measure the internal controller current. Using the READ\_PIN command allows for reading calculated input power.

#### PROGRAMMABLE LOOP COMPENSATION

The LTM4681 offers programmable loop compensation to optimize the transient response without any hardware

change. The error amplifier gain  $g_m$  varies from 1.0mS to 5.76mS, and the compensation resistor  $R_{COMPn}$  varies from  $0k\Omega$  to  $62k\Omega$  inside the controller. Two compensation capacitors, COMPna and COMPnb, are required in the design and the typical ratio between COMPna and COMPnb is 10. Also see Figure 2 Block Diagram and Figure 27.

By adjusting the  $g_m$  and  $R_{COMPn}$  only, the LTM4681 can provide a flexible Type II compensation network to optimize the loop over a wide range of output capacitors. Adjusting the  $g_m$  will change the gain of the compensation over the whole frequency range without moving the pole and zero location, as shown in Figure 28.

Adjusting the  $R_{COMP}$  will change the pole and zero location, as shown in Figure 29. It is recommended that the user determines the appropriate value for the  $g_m$  and  $R_{COMP,n}$  using the LTPowerCAD tool.




Figure 27. Programmable Loop Compensation




Figure 28. Error Amp g<sub>m</sub> Adjust




Figure 29. R<sub>COMP</sub> Adjust

#### **CHECKING TRANSIENT RESPONSE**

The regulator loop response can be checked by looking at the load current transient response. Switching regulators take several cycles to respond to a step in DC (resistive) load current. When a load step occurs, V<sub>OUT</sub> shifts by an amount equal to  $\Delta I_{I OAD} \bullet ESR$ , where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge  $C_{OLIT}$  generating the feedback error signal that forces the regulator to adapt to the current change and return V<sub>OUT</sub> to its steady-state value. During this recovery time V<sub>OLIT</sub> can be monitored for excessive overshoot or ringing, which would indicate a stability problem. The availability of the COMP pin not only allows optimization of control loop behavior but also provides a DC-coupled and AC-filtered closed-loop response test point. The DC step, rise time and settling at this test point truly reflects the closed-loop response. Assuming a predominantly second order system, phase margin and/or damping factor can be estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated by examining the rise time at the pin. The COMP na external capacitor shown in the Typical Application circuit will provide an adequate starting point for most applications. The programmable parameters that affect loop gain are the voltage range, bit[1] of the MFR\_PWM\_MODE command, the current range bit[7] of the MFR\_PWM\_MODE command, the  $g_m$  of the PWM channel amplifier bits [7:5] of MFR\_PWM\_COMP, and the internal R<sub>COMP</sub> compensation resistor, bits[4:0] of MFR\_PWM\_COMP. Be sure to establish these settings prior to compensation calculation.

The COMP*n*a series internal  $R_{COMPn}$  and external  $C_{COMPn}$ filter sets the dominant pole-zero loop compensation. The internal  $R_{COMPn}$  value can be modified (from  $0\Omega$  to  $62k\Omega$ ) using bits[4:0] of the MFR\_PWM\_ COMP command. Adjust the value of  $R_{COMPn}$  to optimize transient response once the final PCB layout is done and the particular C<sub>COMPhn</sub> filter capacitor and output capacitor type and value have been determined. The output capacitors need to be selected because the various types and values determine the loop gain and phase. An output current pulse of 20% to 80% of full-load current having a rise time of 1µs to 10µs will produce output voltage and COMP pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop. Placing a power MOSFET with a resistor to ground directly across the output capacitor and driving the gate with an appropriate signal generator is a practical way to produce to a load step. The MOSFET + R<sub>SERIES</sub> will produce output currents approximately equal to V<sub>OUT</sub>/R<sub>SFRIES</sub>. R<sub>SFRIES</sub> values from  $0.1\Omega$  to  $2\Omega$  are valid depending on the current limit settings and the programmed output voltage. The initial output voltage step resulting from the step change in output current may not be within the bandwidth of the feedback loop, so this signal cannot be used to determine phase margin. This is why it is better to look at the COMP pin signal which is in the feedback loop and is the filtered and compensated control loop response. The gain of the loop will be increased by increasing R<sub>COMP</sub> and the bandwidth of the loop will be increased by decreasing  $C_{COMP,na}$ . If  $R_{COMP}$ is increased by the same factor that C<sub>TH</sub> is decreased, the zero frequency will be kept the same, thereby keeping the phase shift the same in the most critical frequency range of the feedback loop. The gain of the loop will be proportional to the transconductance of the error amplifier which is set using bits[7:5] of the MFR\_PWM\_COMP command. The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance. A second, more severe transient is caused by switching in loads with large (>1µF) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with  $C_{OUT}$ , causing a rapid drop in V<sub>OLIT</sub>. No regulator can alter its delivery of current quickly enough to prevent this sudden step change in output voltage if the load switch resistance is low and

it is driven quickly. If the ratio of  $C_{LOAD}$  to  $C_{OUT}$  is greater than 1:50, the switch rise time should be controlled so that the load rise time is limited to approximately 25 •  $C_{LOAD}$ . Thus a  $10\mu F$  capacitor would require a 250 $\mu S$  rise time, limiting the charging current to about 200mA.

### **PolyPhase Configuration**

When configuring a PolyPhase rail with multiple LTM4681s, the user must share the SYNC, COMP, SHARE\_CLK, FAULT, and ALERT pins of these parts. Be sure to use pull-up resistors on FAULT, SHARE\_CLK and ALERT. One of the part's SYNC pins must be set to the desired switching frequency, and all other FREQUENCY\_SWITCH commands must be set to External Clock. If an external oscillator is provided, set the FREQUENCY\_SWITCH command to External Clock for all parts. The relative phasing of all the channels should be spaced equally. The MFR\_RAIL\_ADDRESS of all the devices should be set to the same value.

Multiple channels need to tie all the  $V_{SENSE}^+$  pins together, and all the  $V_{SENSE}^-$  pins together, COMPna and COMPnb pins together as well. Do not assert bit[4] of MFR\_CONFIG\_ALL except in a PolyPhase application. See application example Figure 50.

# CONNECTING THE USB TO I<sup>2</sup>C/SMBUS/PMBUS CONTROLLER TO THE LTM4681 IN SYSTEM

The ADI USB-to-I<sup>2</sup>C/SMBus/PMBus adapter (DC1613A or equivalent) can be interfaced to the LTM4681 on the user's board for programming, telemetry and system debug. The adapter, when used in conjunction with LTpowerPlay, provides a powerful way to debug an entire power system. Faults are quickly diagnosed using telemetry, fault status commands and the fault log. The final configuration can be quickly developed and stored to the LTM4681 EEPROM. Figure 30 illustrates the application schematic for powering, programming and communication with one or more LTM4681s via the ADI I<sup>2</sup>C/SMBus/ PMBus adapter regardless of whether or not system power is present. If system power is not present, the dongle will power the LTM4681 through the V<sub>DD33</sub> nn supply pin. To initialize the part when  $V_{INnn}$  is not applied and the  $V_{DD33}$  nn pin is powered, use global address 0x5B command 0xBD data 0x2B followed by address 0x5B command 0xBD data 0xC4. The LTM4681 can now communicate with the internal EEPROM and read the project file. To write the updated project file to the NVM issue a STORE\_USER\_ALL command. When V<sub>IN</sub> is applied, a MFR RESET must be issued to allow the PWM POWER to be enabled and valid ADCs to be read.




Figure 30. Controller Connection

Because of the adapter's limited current sourcing capability, only the LTM4681s, their associated pull-up resistors and the I²C pull-up resistors should be powered from the  $V_{DD33}$  3.3V supply. In addition any device sharing the I²C bus connections with the LTM4681 should not have body diodes between the SDA/SCL pins and their respective  $V_{DD}$  node because this will interfere with bus communication in the absence of system power. If  $V_{IN}$  is applied, the DC1613A will not supply the power to the LTM4681s on the board. It is recommended the RUNn pins be held low or no voltage configuration resistors inserted to avoid providing power to the load until the part is fully configured.

The LTM4681 is fully isolated from the host PC's ground by the DC1613A. The 3.3V from the adapter and the LTM4681  $V_{DD33\_nn}$  pin must be driven to each LTM4681 internal controllers with a separate PFET. If both  $V_{IN}$  and  $V_{BIAS}$  are not on, the  $V_{DD33\_nn}$  pins can be in parallel because the on-chip LDO is off. The controller's 3.3V current limit is 100mA but typical  $V_{DD33\_nn}$  currents are under 15mA. The  $V_{DD33\_nn}$  does back drive the INTV<sub>CC</sub>/ $V_{BIAS}$  pin. Normally this is not an issue if  $V_{IN}$  is open.

## LTpowerPlay: AN INTERACTIVE GUI FOR DIGITAL POWER

LTpowerPlay (Figure 31) is a powerful Windows-based development environment that supports Analog Devices digital power system management ICs including the LTM4681. The software supports a variety of different tasks. LTpowerPlay can be used to evaluate Analog Devices ICs by connecting to a demo board or the user application. LTpowerPlay can also be used in an offline mode (with no hardware present) in order to build multiple IC configuration files that can be saved and reloaded at a later time. LTpowerPlay provides unprecedented diagnostic and debug features. It becomes a valuable diagnostic tool during board bring-up to program or tweak the power system or to diagnose power issues when bring up rails. LTpowerPlay utilizes Analog Devices's USB-to-I<sup>2</sup>C/ SMBus/PMBus adapter to communication with one of the many potential targets including the DC2924A, DC3082A demo boards, or a customer target system. The software also provides an automatic update feature to keep the revisions current with the latest set of device drivers and documentation.

A great deal of context sensitive help is available with LTpowerPlay along with several tutorial demos. :

## PMBus COMMUNICATION AND COMMAND PROCESSING

The LTM4681 internal controllers have one deep buffer to hold the last data written for each supported command prior to processing as shown in Figure 32. Write Command Data Processing. When the part receives a new command from the bus, it copies the data into the Write Command Data Buffer, indicates to the internal processor that this command data needs to be fetched, and converts the command to its internal format so that it can be executed. Two distinct parallel blocks manage command buffering and command processing (fetch, convert, and execute) to ensure the last data written to any command is never lost. Command data buffering handles incoming PMBus writes by storing the command data to the Write Command Data Buffer and marking these commands for future processing. The internal processor runs in parallel and handles the sometimes slower task of fetching, converting and executing commands marked for processing. Some computationally intensive commands (e.g., timing parameters, temperatures, voltages and currents) have internal processor execution times that may be long relative to PMBus timing. If the part is busy processing a command, and new command(s) arrive, execution may be delayed or processed in a different order than received. The part indicates when internal calculations are in process via bit 5 of MFR\_COMMON ("calculations not pending"). When the part is busy calculating, bit 5 is cleared. When this bit is set, the part is ready for another command. An example polling loop is provided in Figure 33 which ensures that commands are processed in order while simplifying error handling routines.




Figure 31. LTpowerPlay Screen Shot




Figure 32. Write Command Data Processing

When the part receives a new command while it is busy, it will communicate this condition using standard PMBus protocol. Depending on part configuration it may either NACK the command or return all ones (0xFF) for reads. It may also generate a BUSY fault and ALERT notification, or stretch the SCL clock low. For more information refer to PMBus Specification v1.1, Part II, Section 10.8.7 and SMBus v2.0 section 4.3.3. Clock stretching can be enabled by asserting bit 1 of MFR\_CONFIG\_ ALL. Clock stretching will only occur if enabled and the bus communication speed exceeds 100kHz.

```
// wait until chip is not busy
do
{
mfrCommonValue = PMBUS_READ_BYTE(0xEF);
partReady = (mfrCommonValue & 0x68) == 0x68;
}while(!partReady)
// now the part is ready to receive the next
command
PMBUS_WRITE_WORD(0x21, 0x2000); //write VOUT_
COMMAND to 2V
```

Figure 33. Example of a Command Write of VOUT\_COMMAND

PMBus busy protocols are well accepted standards, but can make writing system level software somewhat complex. The part provides three 'hand shaking' status bits which reduce complexity while enabling robust system level communication.

The three hand shaking status bits are in the MFR COMMON register. When the part is busy executing an internal operation, it will clear bit 6 of MFR COMMON ('chip not busy'). When the part is busy specifically because it is in a transitional  $V_{OLIT}$  state (margining hi/lo, power off/on, moving to a new output voltage set point, etc.) it will clear bit 4 of MFR\_COMMON ('output not in transition'). When internal calculations are in process, the part will clear bit 5 of MFR COMMON ('calculations not pending'). These three status bits can be polled with a PMBus read byte of the MFR COMMON register until all three bits are set. A command immediately following the status bits being set will be accepted without NACKing or generating a BUSY fault/ALERT notification. The part can NACK commands for other reasons, however, as required by the PMBus spec (for instance, an invalid command

or data). An example of a robust command write algorithm for the VOUT\_COMMAND register is provided in Figure 33.

It is recommended that all command writes (write byte, write word, etc.) be preceded with a polling loop to avoid the extra complexity of dealing with busy behavior and unwanted ALERT notification. A simple way to achieve this is to create a SAFE\_WRITE\_BYTE() and SAFE\_WRITE\_WORD() subroutine. The above polling mechanism allows your software to remain clean and simple while robustly communicating with the part. For a detailed discussion of these topics and other special cases please refer to the Application Note section.

When communicating using bus speeds at or below 100kHz, the polling mechanism shown here provides a simple solution that ensures robust communication without clock stretching. At bus speeds in excess of 100kHz, it is strongly recommended that the part be configured to enable clock stretching. This requires a PMBus master that supports clock stretching. System software that detects and properly recovers from the standard PMBus NACK/BUSY faults as described in the PMBus Specification v1.1, Par II, Section 10.8.7 is required to communicate The LTM4681 is not recommended in applications with bus speeds in excess of 400kHz.

# THERMAL CONSIDERATIONS AND OUTPUT CURRENT DERATING

The thermal resistances reported in the Pin Configuration section of this data sheet are consistent with those parameters defined by JESD51-12 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a  $\mu$ Module package mounted to a hardware test board defined by JESD51-9 ("Test Boards for Area Array Surface Mount Package Thermal Measurements"). The motivation for providing these thermal coefficients is found in JESD51-12 ("Guidelines for Reporting and Using Electronic Package Thermal Information").

Many designers may opt to use laboratory equipment and a test vehicle such as the demo board to predict the µModule regulator's thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the Pin Configuration section are in-and-of themselves not relevant to providing guidance of thermal performance; instead, the derating curves provided later in this data sheet can be used in a manner that yields insight and guidance pertaining to one's application-usage, and can be adapted to correlate thermal performance to one's own application.

The Pin Configuration section gives four thermal coefficients explicitly defined in JESD51-12; these coefficients are quoted or paraphrased below:

- 1.  $\theta_{JA}$ , the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move. This value is determined with the part mounted to a JESD51-9 defined test board, which does not reflect an actual application or viable operating condition.
- θ<sub>JCbottom</sub>, the thermal resistance from junction to the bottom of the product case, is determined with all of the component power dissipation flowing through the bottom of the package. In the typical μModule regulator, the bulk of the heat flows out the bottom

- of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don't generally match the user's application.
- 3.  $\theta_{JCtop}$ , the thermal resistance from junction to top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical  $\mu$ Module regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of  $\theta_{JCbottom}$ , this value may be useful for comparing packages but the test conditions don't generally match the user's application.
- $\theta_{JB}$ , the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the  $\mu$ Module regulator and into the board, and is really the sum of the  $\theta_{JCbottom}$  and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two sided, two layer board. This board is described in JESD51-9.

A graphical representation of the aforementioned thermal resistances is given in Figure 34; blue resistances are contained within the  $\mu$ Module regulator, whereas green resistances are external to the  $\mu$ Module package.




Figure 34. Graphical Representation of JESD51-12 Thermal Coefficients

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD51-12 or provided in the Pin Configuration section replicates or conveys normal operating conditions of a  $\mu$ Module regulator. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the  $\mu$ Module package—as the standard defines for  $\theta_{JCtop}$  and  $\theta_{JCbottom}$ , respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within the LTM4681, be aware there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the LTM4681 and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions; (2) this model simulates a softwaredefined JEDEC environment consistent with JESD51-9 and JESD51-12 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the LTM4681 with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled environment chamber while operating the device at the same power loss as that which was simulated. The outcome of this process and due diligence yields the set of derating curves provided in later sections of this data sheet, along with well-correlated JESD51-12-defined  $\theta$  values provided in the Pin Configuration section of this data sheet.

The 5V, 8V, and 12V power loss curves in Figure 35, Figure 36 and Figure 37, respectively, can be used in coordination with the load current derating curves in Figure 41 to Figure 46 for calculating an approximate  $\theta_{JA}$  thermal resistance for the LTM4681 with various airflow conditions and without heat sinks. These thermal resistances represent demonstrated performance of the LTM4681 on hardware; a 8-layer FR4 PCB measuring 215mm × 160mm × 1.6mm using 2oz copper on all layers. The power loss curves are taken at room temperature, and are increased with multiplicative factors of 1.35 when the junction temperature reaches 125°C. The derating curves are plotted with the LTM4681's paralleled outputs initially sourcing up to 120A and the ambient temperature at 25°C. The output voltages are 0.9V, 1.5V and 3.3V. These are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without airflow.

The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 125°C maximum while lowering output current or power while increasing ambient temperature. The decreased output current decreases the internal module loss as ambient temperature is increased. The monitored junction temperature of 125°C minus the ambient operating temperature specifies how much module temperature rise can be allowed. As an example in Figure 43, the load current is derated to ~90A at ~65°C ambient with no air or heat sink and the room temperature (25°C) power loss for this 12V<sub>IN</sub> to 1.5V<sub>OUT</sub> at 90A<sub>OUT</sub> condition is ~9.5W. A 12.8W loss is calculated by multiplying the ~9.5W room temperature loss from the 12V<sub>IN</sub> to 1.5V<sub>OUT</sub> power loss curve at 90A (Figure 37), with the 1.35 multiplying factor.

3

## APPLICATIONS INFORMATION

If the 60°C ambient temperature is subtracted from the 125°C junction temperature, then the difference of 65°C divided by 12.8W yields a thermal resistance,  $\theta_{JA}$ , of 5°C/W—in good agreement with the value derived from thermal simulation shown in the Pin Configuration section. Table 10, Table 11 and Table 12 provide equivalent thermal resistances for 0.9V, 1.5V, and 3.3V outputs with and without airflow. The derived thermal resistances in Table 10 through Table 12 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the Typical Performance Characteristics section and adjusted with the above ambient temperature multiplicative factors.

None

#### Table 10 through Table 12: Output Current Derating

5, 8, 12

Table	10.	0.9V	Output
-------	-----	------	--------

lable 10. U.9V Output					
DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 38 to Figure 40	5, 8, 12	Figure 35 to Figure 37	0	None	5
Figure 38 to Figure 40	5, 8, 12	Figure 35 to Figure 37	200	None	4
Figure 38 to Figure 40	5, 8, 12	Figure 35 to Figure 37	400	None	3
Table 11. 1.5V Output					
DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 41 to Figure 43	5, 8, 12	Figure 35 to Figure 37	0	None	5
Figure 41 to Figure 43	5, 8, 12	Figure 35 to Figure 37	200	None	4

Figure	41 to Figure 43	
Table	12. 3.3V Outpu	ıt

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 44 to Figure 46	5, 8, 12	Figure 35 to Figure 37	0	None	5
Figure 44 to Figure 46	5, 8, 12	Figure 35 to Figure 37	200	None	4
Figure 44 to Figure 46	5, 8, 12	Figure 35 to Figure 37	400	None	3

400

Figure 35 to Figure 37

Tap	le 13.	. Single	Channe	1 Output Vc	Table 13. Single Channel Output Voltage vs Capacitor Selection, 10A to 20A Load Step with 10A/µs Slew Rate	itor Sele	ction, 10	<b>JA to 20</b>	IA Loac	1 Step v	vith 10A,	/us Sle	w Rate					
N S	Vour	MILIM	Vout	Cour	VIN VOUT ILIM VOUT COUT	CCOMP	CCOMPa	R <sub>COMP</sub>	gm gm	fsw	LOAD STEP	Vout Droop		RECOVERY	Phase Margin Cross Over	Phase Margin	Gain Margin	Gain Margin Cross Over
2	6.0	HIGH	LOW	*100µF ×5	(v) navus navus (ver cap) (buik cap) 0.9 HIGH LOW *100µF×5 ***470µF×3	<b>(pr)</b>	(IIIF) 2.2	11	-   "	350	(A) 10 to 20	35	(IIIV) 70	40 40	rrey (Knz) 41	( <b>neil</b> )	(gn)	128
12	12 0.9	HIGH	LOW	*100µF ×5	LOW *100µF×5 ***470µF×3	150	2.2	=	4.36	350	10 to 20	35	70	40	41	20	ရ	128
2	-	HIGH	-	*100µF ×5	LOW *100µF×5 ***470µF×3	150	2.2	=	4.36	350	10 to 20	43	87	40	42	69	ရ	129
12	-	HIGH	-	*100µF ×5	LOW *100µF×5 ***470µF×3	150	2.2	=	4.36	350	10 to 20	35	20	40	42	69	ရ	129
5	1.2	1.2 HIGH	MOT	*100µF ×2	LOW *100µF ×2 ***470µF ×2	150	2.2	7	4.36	320	10 to 20	20	100	30	20	71	-7	158
12	1.2	HIGH		*100µF ×2	LOW *100µF×2 ***470µF×2	150	2.2	7	4.36	320	10 to 20	20	100	30	20	71	-7	158
2	1.5	HIGH	_	*100µF ×2	LOW *100µF ×2 ***470µF ×2	150	2.2	7	3.69	320	10 to 20	22	110	25	41	20	9	161
12	1.5	HIGH		*100µF ×2	LOW *100µF×2 ***470µF×2	150	2.2	7	3.69	320	10 to 20	22	114	30	41	70	9	161
2	1.8	HIGH	LOW	*100µF ×1	LOW *100µF×1 ****470µF×1	150	2.2	9	2.35	200	10 to 20	75	150	40	40	69	-10	184
12	12 1.8	HIGH	TOW	*100µF ×1	LOW *100µF×1 ****470µF×1	220	2.2	9	2.35	200	10 to 20	80	160	30	40	69	-10	184
2	2.5	HIGH	-	*100µF ×1	LOW *100µF×1 ****470µF×1	150	2.2	9	2.35	200	10 to 20	8/	156	40	41	20	-11	196
12	2.5	12 2.5 HIGH		*100µF ×1	LOW *100µF×1 ****470µF×1	220	2.2	9	2.35	200	10 to 20	75	150	40	41	20	-11	196
2	3.3	3.3 HIGH	-	*100µF ×1	HIGH *100µF×1 ****470µF×1	100	2.2	=	4.36	425	10 to 20	92	190	20	52	62	-12	175
12	3.3	12 3.3 HIGH	HIGH	*100µF ×1	HIGH *100µF ×1 *** 470µF ×1	100	2.2	7	4.36	200	10 to 20	96.5	193	20	29	72.5	-2	225
=	K C3,	225X5R	0,1107M	*TDK C3225X5R0.1107M 10011F 6.3V X5R	3V X5R													

<sup>\*</sup>TDK C3225X5R0J107M, 100µF, 6.3V, X5F

 $<sup>^{***}</sup>$ Panasonic ETPF470M5H, 470 $\mu$ F, 2.5V, 5m $\Omega$ 

 $<sup>^{****}</sup>$ Panasonic 4TPF470ML, 470uF, 4V, 10m $\Omega$ 

128 129 129 158 158 184

161 161 184

196 196 225

**Cross Over** Freq (kHz) Margin 128 175 Margin **B** 109 132 124 145 134 107 69 69 67 67 2 72 2 72 Phase Margin (deg) <del>\_</del> <del>1</del>3 -12 -10 -16 -10 두 두 두 Ŧ -13 <del>-</del>9 Ŧ Ŧ Table 14. Single Channel Output Voltage vs Capacitor Selection, All Ceramic Configuration, 10A to 20A Load Step with 10A/µs Slew Rate Phase Margin Cross Over Freq (KHz) 43 43 43 43 58 46 59 4 4 4 4 54 47 4 TIME (µs) **RECOVERY** 4 4 40 30 25 4 4 30 4 30 40 30 9 20 PK-PK DEVIATION <u>E</u> 119 416 118 326 286 366 540 354 96 88 86 9 94 88 V<sub>OUT</sub> Droop (m) 45.5 59.5 143 183 177 163 208 270 48 4 43 59 47 44 10 to 20 LOAD Step 10 to 20 € f<sub>SW</sub> (KHz) 350 350 350 350 350 350 350 350 575 575 575 575 650 650 EA-gm (mS) 4.36 4.36 4.36 4.36 4.36 4.36 2.35 2.35 2.35 3.69 3.02 3.02 1.68 3.02 R<sub>COMP</sub> (KΩ) 2.5 3.5  $\infty$  $\infty$  $\infty$  $\infty$ ∞ ∞ N က 2 က СсомРа Œ 2.2 2.2 2.2 2.2 2.2 2.2 2.2 2.2 8.2 8.2 3.3 3.3 6.8 2.2 CCOMPb (pF) 150 150 150 150 150 150 150 100 100 150 150 100 150 150 C<sub>OUT</sub> (Bulk Cap) NONE C<sub>OUT</sub> (Cer Cap) \*\*220µF ×6 \* \*220µF ×6 \* \*220µF ×6 \*\*220µF ×6 \*\*220µF ×6 \*\*220µF ×6 \*\*220µF ×6 \*\*220µF ×6 \*100µF ×3 \*100µF ×3 \*100µF ×3 \*100µF ×3 \*100µF ×3 \*100µF ×3 V<sub>OUT</sub> RANGE HIGH HIGH M | | NO7 ΜO NO NO7 ΛO LOW LOW NO7 LOW LΟW ILIM Range HIGH HIGH HIGH HIGH HIGH HIGH HIGH HIGH HGH HIGH HIGH HIGH HIGH HIGH V<sub>00</sub>(y) 0.0 1.5 1.5 <del>1</del>. 2.5 2.5 3.3 3.3 1.2 <del>~</del>. 0.9 1.2 <u>₹</u>S 2 7 12 12 12 12 2 2 2 2 2 2

TDK C3225X5R0J107M, 100µF, 6.3V, X5R

\*Murata GRM32EC80E227ME05L, 220µF, 2.5V, X6S

	PPLICAT	IO	N	S	IN	FC	<b>)</b> [	RΠ	NF	T		
w Rate	Gain Margin Cross Over Freq (kHz)	120	124		117	124		122	129		137	147
/µs Slev	Gain Margin (dB)	6-	-10		8	-10		-7	6-		-7	8
ith 20A	Phase Margin (deg)	69	9/		64	75		64	9/		89	80
oad Step w	Phase Margin Cross Over Freq (KHz)	48	52		99	53		99	22		29	26
A to 30A L	RECOVERY TIME (µS)	30	40		30	40		30	30		20	40
vs Capacitor Selection, Bulk and Ceramic Cap Configuration, 10A to 30A Load Step with 20A/µs Slew Rate	PK-PK DEVIATION (mV)	118	84		118	81		123	9/		120	72
Configu	V <sub>OUT</sub> Droop I (mV)	29	42		29	40.5		61.5	38		09	36
mic Cap	LOAD STEP (A)	10 to 30	10 to 30		10 to 30	10 to 30		10 to 30	10 to 30		10 to 30	10 to 30
d Cera	fsw (kHz)	350	350		350	350		350	350		425	425
Bulk an	EA-gm (mS)	3.69	4.36		3.69	4.36		3.69	4.36		3.69	4.36
ection,	R <sub>COMP</sub> (k\O)	5	8		9	8		9	8		9	8
citor Sel	G <sub>COMPa</sub> (nF)	3.9	3.9		3.8	3.9		3.9	3.9		3.9	3.9
s vs Capa	СсомРь (рF)	150	150		150	150		150	150		150	150
: 15. Dual Connected Channels Output Voltage	Vout ILIM Vout Cout Cout (V) RANGE RANGE (Cer Cap)	НІGH LOW *100µF »6 ***470µF »2	HIGH LOW *100µF ×6 ***470µF ×4		HIGH   LOW   *100µF ×6   ***470µF ×2	HIGH LOW *100µF ×6 ***470µF ×4		1.2   HIGH   LOW   *100µF ×6   ***470µF ×2	LOW *100µF ×6 ***470µF ×4		1.5   HIGH   LOW   *100µF ×2   ***470µF X 2	1.5   HIGH   LOW   *100µF ×2   * * * 470µF X 4
d Channels (	Cout (Cer Cap)	*100µF ×6	*100µF ×6		*100µF ×6	*100µF ×6		*100µF ×6	*100µF ×6		*100µF ×2	*100µF ×2
nnecte	V <sub>OUT</sub>	MOT	LOW		MOT	MOT		TOW	LOW		LOW	MOT
Dual Co	ILIM		HIGH		HIGH	НВН		HIGH	HIGH		HIGH	HIGH
15.	V <sub>0UT</sub> (V)	0.9	0.9		-	-		1.2	1.2		1.5	1.5

<sup>\*</sup>ТDK C3225X5R0J107M, 100µF, 6.3V, X5R \*\*\*Panasonic ETPF470M5H, 470µF, 2.5V, 5mΩ

		- –	_
w Rate	Phase Margin Cross Phase Gain Margin Over Freq Margin (kHz) (kHz) (deg) (dB) Freq (kHz)	137	
õs Sle	Gain Margin (dB)	-10	
vith 15/	Phase Margin (	64	
oad Step v	Phase Margin Cross Over Freq (KHz)	43	
A to 40A L	IECOVERY Time (µs)	20	
age vs Capacitor Selection, Bulk and Ceramic Cap Configuration, 10A to 40A Load Step with 15A/µs Slew Rate	V <sub>OUT</sub> PK-PK Droop DEVIATION R (mV)	96	
Config	V <sub>OUT</sub> Droop (mV)	48	
mic Cap	LOAD STEP (A)	4.36   350   10 to 40   48	
ıd Cera	f <sub>SW</sub> (kHz)	320	
Bulk ar	EA-gm (mS)	4.36	
lection,	R <sub>COMP</sub> (kΩ)	2	
acitor Se	CCOMPb CCOMPa RCOMP EA-gm fsw (KPZ) (KMZ)	3.9	
je vs Cap	С <sub>сомРь</sub> (pF)	820	
fable 16. Quad Connected Channels Output Voltaç	C <sub>OUT</sub> (Bulk Cap)	12 0.8 HIGH LOW *100µF ×6 ***470uF X 4	
d Channels	Cout (Cer Cap)	*100µF ×6	
onnecte	V <sub>out</sub> Range	MOT	
Quad C	V <sub>IN</sub> V <sub>OUT</sub> ILIM (V) (V) RANGE	нын	
le 16.	V <sub>0UT</sub> (V)	8.0	
Tab	V <sub>IN</sub>	12	

CICITI				Γ'
Margin Gain Gain Over Freq Margin (KHz) (deg) (dB) Freq (KHz)	137	138	3	137
Gain Margin (dB)	-10	Q	2	65 -10
Phase Margin (deg)	64	65 -10	8	65
Margin Cross Over Freq (KHz)	43	44	:	44
PK-PK  DEVIATION RECOVERY 0  (mV) TIME (µs)	20	20	2	20
PK-PK DEVIATION (mV)	96	26	5	66
V <sub>OUT</sub> Droop (mV)	48	48.5	2	49.5
LOAD STEP (A)	4.36 350 10 to 40 48	5 436 350 101040 485	2	4.36   350   10 to 40   49.5
fsw (kHz)	350	350	3	320
EA-gm (mS)	4.36	4.36	2	4.36
R <sub>COMP</sub> (k\text{\Omega})	2	יכ		2
C <sub>COMPb</sub> C <sub>COMPa</sub> R <sub>COMP</sub> EA-gm f <sub>SW</sub> (kHz) (KΩ)	3.9	9	25	3.9
С <sub>СОМРь</sub> (pF)	820	820	3	820
VIN VOUT ILIM VOUT COUT COUT (V) RANGE RANGE (Cer Cap)	12 0.8 HIGH LOW *100µF ×6 ***470uF X 4	12   0.9   HIGH   1.0W   *100.1F x6   ***470.1F X 4	5	12   1   HIGH   LOW   *100×F ×6   * * 470uF X 4
C <sub>OUT</sub> (Cer Cap)	*100µF ×6	*10011F x6		*100×F ×6
V <sub>0UT</sub>	MOT	MO		MOT
ILIM	HIGH	HIGH	5	HIGH
V <sub>001</sub>	9.0	60	8	_
S <sup>N</sup>	12	12	!	12

 $<sup>^{***}</sup>$ Panasonic ETPF470M5H, 470 $\mu$ F, 2.5V, 5m $\Omega$ 

\*TDK C3225X5R0J107M, 100µF, 6.3V, X5R

# APPLICATIONS INFORMATION-DERATING CURVES

### **DERATING CURVES**




Figure 35. 5V<sub>IN</sub> Power Loss Curve




Figure 38.  $5V_{IN}$  to  $0.9V_{OUT}$  Derating Curve, No Heatsink




Figure 36. 8V<sub>IN</sub> Power Loss Curve




Figure 39. 8V<sub>IN</sub> to 0.9V<sub>OUT</sub> Derating Curve, No Heatsink




Figure 37. 12V<sub>IN</sub> Power Loss Curve





Figure 40. 12V<sub>IN</sub> to 0.9V<sub>OUT</sub> Derating Curve, No Heatsink

### **DERATING CURVES**



140 120 MAXIMUM LOAD CURRENT (A) 100 80 60 40 0LFM 20 200LFM 400LFM 0 20 40 60 80 0 100 120 AMBIENT TEMPERATURE (°C)






Figure 41. 5V<sub>IN</sub> to 1.5V<sub>OUT</sub> Derating Curve, No Heat Sink

Figure 42. 8V<sub>IN</sub> to 1.5V<sub>OUT</sub> Derating Curve, No Heat Sink

Figure 43. 12V<sub>IN</sub> to 1.5V<sub>OUT</sub> Derating Curve, No Heat Sink








Figure 44. 5V<sub>IN</sub> to 3.3V<sub>OUT</sub> Derating Curve, No Heat Sink

Figure 45. 8V<sub>IN</sub> to 3.3V<sub>OUT</sub> Derating Curve, No Heat Sink

Figure 46. 12V<sub>IN</sub> to 3.3V<sub>OUT</sub> Derating Curve, No Heat Sink

#### **EMI PERFORMANCE**

The SW*n* pin provides access to the midpoint of the power MOSFETs in LTM4681's power stages.

Connecting an optional series RC network from SWn to GND can dampen high frequency (~30MHz+) switch node ringing caused by parasitic inductances and capacitances in the switched-current paths. The RC network is called a snubber circuit because it dampens (or "snubs") the resonance of the parasitics, at the expense of higher power loss. To use a snubber, choose first how much power to allocate to the task and how much PCB real estate is available to implement the snubber. For example, if PCB space allows a low inductance 0.5W resistor to be used then the capacitor in the snubber network (CSW) is computed by:

$$C_{SW} = \frac{P_{SNUB}}{V_{INn(MAX)}^2 \bullet f_{SW}}$$

where  $V_{INn(MAX)}$  is the maximum input voltage that the input to the power stage ( $V_{INn}$ ) will see in the application, and  $f_{SW}$  is the DC/DC converter's switching frequency of operation.  $C_{SW}$  should be NPO, COG or X7R-type (or better) material.

The snubber resistor (R<sub>SW</sub>) value is then given by:

$$R_{SW} = \sqrt{\frac{5nH}{C_{SW}}}$$

The snubber resistor should be low ESL and capable of withstanding the pulsed currents present in snubber circuits. A value between  $0.7\Omega$  and  $4.2\Omega$  is normal.

A 2.2nF snubber capacitor is a good value to start with in series with the snubber resistor to ground. The no load input quiescent current can be monitored while selecting different RC series snubber components to get a increased power loss versus switch node ringing attenuation.

#### SAFETY CONSIDERATIONS

The LTM4681 modules do not provide galvanic isolation from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$ . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

The fuse or circuit breaker should be selected to limit the current to the regulator during overvoltage in case of an internal top MOSFET fault. If the internal top MOSFET fails, then turning it off will not resolve the overvoltage, thus the internal bottom MOSFET will turn on indefinitely trying to protect the load. Under this fault condition, the input voltage will source very large currents to ground through the failed internal top MOSFET and enabled internal bottom MOSFET. This can cause excessive heat and board damage depending on how much power the input voltage can deliver to this system. A fuse or circuit breaker can be used as a secondary fault protector in this situation. The device does support over current and overtemperature protection.

### LAYOUT CHECKLIST/EXAMPLE

The high integration of LTM4681 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.


- Use large PCB copper areas for high current paths, including V<sub>INn</sub>, GND and V<sub>OUTn</sub>. It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V<sub>INn</sub>, GND and V<sub>OUTn</sub> pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the module.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.

- Do not put vias directly on pads, unless they are capped or plated over.
- Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND local to the LTM4681.
- Use Kelvin sense connections across the input R<sub>SENSE</sub> resistor if input current monitoring is used.


For parallel modules, tie the V<sub>OUTn</sub>, V<sub>OSNSn</sub>+/V<sub>OSNSn</sub>-voltage-sense differential pair lines, RUNn, COMPna, COMPnb pins together.

- The user must share the SYNC\_nn, SHARE\_CLK\_nn, FAULTn, and ALERT\_nn pins of these parts. Be sure to use pull-up resistors on FAULTn, SHARE\_CLK\_nn and ALERT\_nn.
- Bring out test points on the signal pins for monitoring.

Figure 47 gives a good example of the recommended layout.



(a) LTM4681 Top Layer



(b) LTM4681 Bottom Layer

Figure 47. Recommended PCB Layout Package Top View




Figure 48. Quad 31.25A DC/DC μModule Regulator with I<sup>2</sup>C/SMBus/PMBus Serial Interface




Figure 49. 0.75V and 1V Outputs at 60A with Providing I<sup>2</sup>C/SMBus/PMBus Serial Interface




Figure 50. Two Paralleled LTM4681 Producing 0.9 $V_{OUT}$  at 250A. Integrated Power System Management Features Accessible Over 2-Wire I $^2$ C/SMBus/PMBus Serial Interface




Figure 51. 1V/60A and 0.75V/60A Outputs Generated from 5V Power Input and Providing I<sup>2</sup>C/SMBus/PMBus Serial Interface




Figure 52. 6-Phase Operation Producing 0.9V at 187A, 2 Phase for 1V at 30A, and 1.2V at 30A. Power System Management Features Accessible Through LTM4681 Over 2-Wire I<sup>2</sup>C/SMBus/PMBus Serial Interface

#### ADDRESSING AND WRITE PROTECT

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
PAGE	0x00	Provides integration with multi-page PMBus devices.	R/W Byte	N	Reg			0x00
PAGE_PLUS_WRITE	0x05	Write a supported command directly to a PWM channel.	W Block	N				
PAGE_PLUS_READ	0x06	Read a supported command directly from a PWM channel.	Block R/W	N				
WRITE_PROTECT	0x10	Level of protection provided by the device against accidental changes.	R/W Byte	N	Reg		Y	0x00
MFR_ADDRESS	0xE6	Sets the 7-bit I <sup>2</sup> C address byte.	R/W Byte	N	Reg		Υ	0x4F
MFR_RAIL_ADDRESS	0xFA	Common address for PolyPhase outputs to adjust common parameters.	R/W Byte	Υ	Reg		Y	0x80

#### **PAGE**

The PAGE command provides the ability to configure, control and monitor both PWM channels through only one physical address, either the MFR\_ADDRESS or GLOBAL device address. Each PAGE contains the operating commands for one PWM channel.

Pages 0x00 and 0x01 correspond to Channel 0 and Channel 1, respectively, in this device.

ASEL\_01 sets the address for Channel 0 and 1, ASEL\_23 sets the address for Channel 2 and 3. Each of the ASEL pins will have a different programmed address.

Setting PAGE to 0xFF applies any following paged commands to both outputs. With PAGE set to 0xFF the LTM4681 will respond to read commands as if PAGE were set to 0x00 (Channel 0 results).

This command has one data byte.

### PAGE PLUS WRITE

The PAGE\_PLUS\_WRITE command provides a way to set the page within a device, send a command, and then send the data for the command, all in one communication packet. Commands allowed by the present write protection level may be sent with PAGE\_PLUS\_WRITE.

The value stored in the PAGE command is not affected by PAGE\_PLUS\_WRITE. If PAGE\_PLUS\_WRITE is used to send a non-paged command, the Page Number byte is ignored.

This command uses Write Block protocol. An example of the PAGE\_PLUS\_WRITE command with PEC sending a command that has two data bytes is shown in Figure 53.




Figure 53. Example of PAGE PLUS WRITE

#### PAGE PLUS READ

The PAGE\_PLUS\_READ command provides the ability to set the page within a device, send a command, and then read the data returned by the command, all in one communication packet.

Rev.

The value stored in the PAGE command is not affected by PAGE\_PLUS\_READ. If PAGE\_PLUS\_READ is used to access data from a non-paged command, the Page Number byte is ignored.

This command uses the Process Call protocol. An example of the PAGE\_PLUS\_READ command with PEC is shown in Figure 54.




Figure 54. Example of PAGE\_PLUS\_READ

Note: PAGE\_PLUS commands cannot be nested. A PAGE\_PLUS command cannot be used to read or write another PAGE\_PLUS command. If this is attempted, the LTM4681 will NACK the entire PAGE\_PLUS packet and issue a CML fault for Invalid/Unsupported Data.

### WRITE PROTECT

The WRITE\_PROTECT command is used to control writing to the LTM4681 device. This command does not indicate the status of the WP pin which is defined in the MFR\_COMMON command. The WP pin takes precedence over the value of this command.

BYTE	MEANING
0x80	Disable all writes except to the WRITE_PROTECT, PAGE, MFR_ EE_UNLOCK, and STORE_USER_ALL commands.
0x40	Disable all writes except to the WRITE_PROTECT, PAGE, MFR_EE_UNLOCK, MFR_CLEAR_PEAKS, STORE_USER_ALL, OPERATION and CLEAR_FAULTS command. Individual fault bits can be cleared by writing a 1 to the respective bits in the STATUS commands.
0x20	Disable all writes except to the WRITE_PROTECT, OPERATION, MFR_EE_UNLOCK, MFR_CLEAR_PEAKS, CLEAR_FAULTS, PAGE, ON_OFF_CONFIG, VOUT_COMMAND and STORE_USER_ALL. Individual fault bits can be cleared by writing a 1 to the respective bits in the STATUS commands.
0x10	Reserved, must be 0
0x08	Reserved, must be 0
0x04	Reserved, must be 0
0x02	Reserved, must be 0
0x01	Reserved, must be 0

Enable writes to all commands when WRITE PROTECT is set to 0x00.

If WP pin is high, PAGE, OPERATION, MFR\_CLEAR\_PEAKS, MFR\_EE\_UNLOCK, WRITE\_PROTECT and CLEAR\_FAULTS commands are supported. Individual fault bits can be cleared by writing a 1 to the respective bits in the STATUS commands.

### **MFR ADDRESS**

The MFR\_ADDRESS command byte sets the 7 bits of the PMBus slave address for this device.

Setting this command to a value of 0x80 disables device addressing. The GLOBAL device address, 0x5A and 0x5B, cannot be deactivated. If RCONFIG is set to ignore, the ASEL\_nn pins are still used to determine the LSB of the channel address. If the ASEL\_01 and ASEL\_23 pins are both open, the LTM4681 will use the address value stored in NVM. If the ASEL\_nn pins are open, the LTM4681 will use the lower 4 bits of the MFR\_ADDRESS value stored in NVM to construct the effective address of the part.

This command has one data byte.

### MFR RAIL ADDRESS

The MFR\_RAIL\_ADDRESS command enables direct device address access to the PAGE activated channel. The value of this command should be common to all devices attached to a single power supply rail.

The user should only perform command writes to this address. If a read is performed from this address and the rail devices do not respond with EXACTLY the same value, the LTM4681 will detect bus contention and may set a CML communications fault.

Setting this command to a value of 0x80 disables rail device addressing for the channel.

This command has one data byte.

#### **GENERAL CONFIGURATION COMMANDS**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_CHAN_CONFIG	0xD0	Configuration bits that are channel specific.	R/W Byte	Υ	Reg		Υ	0x1D
MFR_CONFIG_ALL	0xD1	General configuration bits.	R/W Byte	N	Reg		Υ	0x21

### MFR CHAN CONFIG

General purpose configuration command common to multiple ADI products.

BIT	MEANING
7	Reserved
6	Reserved
5	Reserved
4	Disable RUN Low. When asserted the RUN pin is not pulsed low if commanded OFF.
3	Enable Short Cycle recognition if this bit is set to a 1.
2	SHARE_CLOCK control. If SHARE_CLOCK is held low, the output is disabled.
1	No FAULT ALERT, ALERT is not pulled low if FAULT is pulled low externally. Assert this bit if either POWER_GOOD or VOUT_UVUF are propagated on FAULT.
0	Disables the $V_{OUT}$ decay value requirement for MFR_RETRY_TIME and $t_{OFF(MIN)}$ processing. When this bit is set to a 0, the output must decay to less than 12.5% of the programmed value for any action that turns off the rail including a fault, an OFF/ON command, or a toggle of RUN from high to low to high.

This command has one data byte.

A ShortCycle event occurs whenever the PWM channel is commanded back ON, or reactivated, after the part has been commanded OFF and is processing either the TOFF\_DELAY or the TOFF\_FALL states. The PWM channel can be turned ON and OFF through either the RUN pin and or the PMBus OPERATION command.

If the PWM channel is reactivated during the TOFF\_DELAY, the part will perform the following:

- 1. Immediately tri-state the PWM channel output;
- 2. Start the retry delay timer as specified by the toff(MIN).
- 3. After the  $t_{OFF(MIN)}$  value has expired, the PWM channel will proceed to the TON\_DELAY state and the STATUS\_MFR\_SPECIFIC bit #1 will assert.

If the PWM channel is reactivated during the TOFF FALL, the part will perform the following:

- 1. Stop ramping down the PWM channel output;
- 2. Immediately tri-state the PWM channel output;
- 3. Start the retry delay timer as specified by the t<sub>OFF(MIN)</sub>.
- 4. After the  $t_{OFF(MIN)}$  value has expired, the PWM channel will proceed to the TON\_DELAY state and the STATUS\_MFR\_SPEFIFIC bit #1 will assert.

If the ShortCycle event occurs and the ShortCycle MFR\_CHAN\_CONFIG bit is not set, the PWM channel state machine will complete its TOFF\_DELAY and TOFF\_FALL operations as previously commanded by the user.

### MFR CONFIG ALL

General purpose configuration command common to multiple ADI products.

BIT	MEANING
7	Enable Fault Logging
6	Ignore Resistor Configuration Pins
5	Mask PMBus, Part II, Section 10.9.1 Violations
4	Disable SYNC output
3	Enable 255ms PMBus timeout
2	A valid PEC required for PMBus writes to be accepted. If this bit is not set, the part will accept commands with invalid PEC.
1	Enable the use of PMBus clock stretching
0	Execute CLEAR_FAULTS on rising edge of either RUN pin.

This command has one data byte.

### ON/OFF/MARGIN

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE
ON_OFF_CONFIG	0x02	RUN pin and PMBus bus on/off command configuration.	R/W Byte	Υ	Reg		Υ	0x1E
OPERATION	0x01	Operating mode control. On/off, margin high and margin low.	R/W Byte	Y	Reg		Υ	0x80
MFR_RESET	0xFD	Commanded reset without requiring a power-down.	Send Byte	N				NA

### ON OFF CONFIG

The ON\_OFF\_CONFIG command specifies the combination of RUN*n* pin input state and PMBus commands needed to turn the PWM channel on and off.

### **Supported Values:**

VALUE	MEANING
0x1F	OPERATION value and RUNn pin must both command the device to start/run. Device executes immediate off when commanded off.
0x1E	OPERATION value and RUNn pin must both command the device to start/run. Device uses TOFF_ command values when commanded off.
0x17	RUNn pin control with immediate off when commanded off. OPERATION on/off control ignored.
0x16	RUN <i>n</i> pin control using TOFF_ command values when commanded off. OPERATION on/off control ignored.

Programming an unsupported ON\_OFF\_CONFIG value will generate a CML fault and the command will be ignored.

This command has one data byte.

### **OPERATION**

The OPERATION command is used to turn the unit on and off in conjunction with the input from the RUN*n* pins. It is also used to cause the unit to set the output voltage to the upper or lower MARGIN VOLTAGEs. The unit stays in the commanded operating mode until a subsequent OPERATION command or change in the state of the RUN*n* pin instructs the device to change to another mode. If the part is stored in the MARGIN\_LOW/HIGH state, the next RESET or POWER\_ON cycle will ramp to that state. If the OPERATION command is modified, for example ON is changed to MARGIN\_LOW, the output will move at a fixed slope set by the VOUT\_TRANSITION\_RATE. The default operation command is sequence off. If V<sub>IN</sub> is applied to a part with factory default programming and the VOUT\_CONFIG resistor configuration pins are not installed, the outputs will be commanded off.

The part defaults to the Sequence Off state.

This command has one data byte.

### **Supported Values:**

VALUE	MEANING
0xA8	Margin high.
0x98	Margin low.
0x80	On (V <sub>OUT</sub> back to nominal even if bit 3 of ON_OFF_CONFIG is not set).
0x40*	Soft off (with sequencing).
0x00*	Immediate off (no sequencing).

<sup>\*</sup>Device does not respond to these commands if bit 3 of ON\_OFF\_CONFIG is not set.

Programming an unsupported OPERATION value will generate a CML fault and the command will be ignored.

This command has one data byte.

#### MFR RESET

This command provides a means to reset the LTM4681 from the serial bus. This forces the LTM4681 to turn off both PWM channels, load the operating memory from internal EEPROM, clear all faults and then perform a soft-start of both PWM channels, if enabled.

This write-only command has no data bytes.

#### PWM CONFIGURATION

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT Value
MFR_PWM_COMP	0xD3	PWM loop compensation configuration	R/W Byte	Υ	Reg		Υ	0x28
MFR_PWM_MODE	0xD4	Configuration for the PWM engine.	R/W Byte	Υ	Reg		Υ	0xC3
MFR_PWM_CONFIG	0xF5	Set numerous parameters for the DC/DC controller including phasing.	R/W Byte	N	Reg		Υ	0x10
FREQUENCY_SWITCH	0x33	Switching frequency of the controller.	R/W Word	N	L11	kHz	Υ	250 0xF3E8

### MFR\_PWM\_MODE

The MFR PWM MODE command sets important PWM controls for each channel.

The MFR\_PWM\_MODE command allows the user to program the PWM controller to use discontinuous (pulse-skipping mode), or forced continuous conduction mode.

BIT	MEANING
7	Use High Range of I <sub>LIMIT</sub>
0b	Low Current Range
1b	High Current Range
6	Enable Servo Mode
5	External temperature sense:
	0: ΔV <sub>BE</sub> measurement.
	Now reserved, $\Delta V_{BE}$ only supported.
4	Page 0 Only: Use of TSNS <sub>1a</sub> -Sensed Temperature Telemetry
	0 - Temperature sensed via $TSNS_{1a}$ is used to temperature-correct the current-sense information digitized by Channel 1's current sense input, $ISNS_{1a}$ +/ $ISNS_{1a}$
	1 - Temperature sensed via $TSNS_{0a}$ is used to temperature-correct the current-sense information digitized by Channel 1's current sense input, $ISNS_{1a}$ +/ $ISNS_{1a}$ Telemetry obtained from the thermal sensor connected to $TSNS_{1a}$ can be external to the module, if desired.
3	Reserved
2	Reserved
1	V <sub>OUT</sub> Range
1b	The maximum output voltage is 2.75V
0b	The maximum output voltage is 3.6V
Bit[0]	Mode
0b	Discontinuous
1b	Forced Continuous

Bit [7] of this command determines if the part is in high range or low range of the IOUT\_OC\_FAULT\_LIMIT command. Changing this bit value changes the PWM loop gain and compensation. This bit value should not be changed when the channel output is active. Writing this bit when the channel is active will generate a CML fault.

Bit [6] The LTM4681 will not servo while the part is OFF, ramping on or ramping off. When set to a one, the output servo is enabled. The output set point DAC will be slowly adjusted to minimize the difference between the READ\_VOUT\_ADC and the VOUT\_COMMAND (or the appropriate margined value).

The LTM4681 computes temperature in °C from  $\Delta V_{BE}$  measured by the ADC at the TSNS n pin as

$$T = (G \bullet \Delta V_{BF} \bullet q/(K \bullet ln(16))) - 273.15 + 0$$

For both equations,

 $G = MFR\_TEMP\_1\_GAIN \cdot 2^{-14}$ , and

0 = MFR\_TEMP\_1\_OFFSET

Bit[1] of this command determines if the part is in high range or low voltage range. Changing this bit value changes the PWM loop gain and compensation. This bit value should not be changed when the channel output is active. Writing this bit when the channel is active will generate a CML fault.

Bit[0] determines if the PWM mode of operation is discontinuous (pulse-skipping mode), or forced continuous conduction mode. Whenever the channel is ramping on, the PWM mode will be discontinuous, regardless of the value of this bit. This command has one data byte.

### MFR PWM COMP

The MFR\_PWM\_COMP command sets the  $g_m$  of the PWM channel error amplifiers and the value of the internal  $R_{ITHn}$  compensation resistors. This command affects the loop gain of the PWM output which may require modifications to the external compensation network.

BIT	MEANING
BIT [7:5]	Error Amplifier GM Adjust (mS)
000b	1.00
001b	1.68
010b	2.35
011b	3.02
100b	3.69
101b	4.36
110b	5.04
111b	5.76
BIT [4:0]	R <sub>COMP</sub> (kΩ)
00000b	0
00001b	0.25
00010b	0.5
00011b	0.75
00100b	1
00101b	1.25
00110b	1.5
00111b	1.75
01000b	2
01001b	2.5
01010b	3
01011b	3.5
01100b	4
01101b	4.5
01110b	5
01111b	5.5

10000b	6
10001b	7
10010b	8
10011b	9
10100b	11
10101b	13
10110b	15
10111b	17
11000b	20
11001b	24
11010b	28
11011b	32
11100b	38
11101b	46
11110b	54
11111b	62

This command has one data byte.

### MFR\_PWM\_CONFIG

The MFR\_PWM\_CONFIG command sets the switching frequency phase offset with respect to the falling edge of the SYNC signal. The part must be in the OFF state to process this command. Either the RUN pins must be low or the channels must be commanded off. If either channel is in the RUN state and this command is written, the command will be NACK'd and a BUSY fault will be asserted.

BIT	MEANING								
7	Reserved								
[6:5]	Input current sense gain.								
00b	2x gain. 0mV to 50mV rar	ige.							
01b	4x gain. 0mV to 25mV rar	ige.							
10b	8x gain. 0mV to 10mV rar	ige.							
11b	Reserved								
4	Share Clock Enable : If this bit is 1, the SHARE_CLK pin will not be released until $V_{IN} > VIN\_ON$ . The SHARE_CLK pin will be pulled low when $V_{IN} < VIN\_OFF$ . If this bit is 0, the SHARE_CLK pin will not be pulled low when VIN $< VIN\_OFF$ except for the initial application of VIN.								
3	Reserved								
BIT [2:0]	CHANNEL 0 (DEGREES)	CHANNEL 1 (DEGREES)							
000b	0	180							
001b	90	270							
010b	0	240							
011b	0	120							
100b	120 240								
101b	60	240							
110b	120	300							

### FREQUENCY\_SWITCH

The FREQUENCY\_SWITCH command sets the switching frequency, in kHz, of the LTM4681.

### **Supported Frequencies:**

VALUE [15:0]	RESULTING FREQUENCY (TYP)
0x0000	External Oscillator
0xF3E8	250kHz
0xFABC	350kHz
0xFB52	425kHz
0xFBE8	500kHz
0x023F	575kHz
0x028A	650kHz
0x02EE	750kHz
0x03E8	1000kHz

The part must be in the OFF state to process this command. The RUN pin must be low or both channels must be commanded off. If the part is in the RUN state and this command is written, the command will be NACK'd and a BUSY fault will be asserted. When the part is commanded off and the frequency is changed, a PLL\_UNLOCK status may be detected as the PLL locks onto the new frequency.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### **VOLTAGE**

### **Input Voltage and Limits**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE
VIN_OV_FAULT_LIMIT	0x55	Input supply overvoltage fault limit.	R/W Word	N	L11	V	Y	15.5 0xD3E0
VIN_UV_WARN_LIMIT	0x58	Input supply undervoltage warning limit.	R/W Word	N	L11	V	Y	4.65 0xD12A
VIN_ON	0x35	Input voltage at which the unit should start power conversion.	R/W Word	N	L11	V	Y	4.75 0xD130
VIN_OFF	0x36	Input voltage at which the unit should stop power conversion.	R/W Word	N	L11	V	Y	4.5 0xD120
MFR_ICHIP_CAL_GAIN	0xF7	The resistance value of the V <sub>IN</sub> pin filter element in milliohms onboard	R/W Word	N	L11	mΩ	Y	1000 0x03E8

### VIN\_OV\_FAULT\_LIMIT

The VIN\_OV\_FAULT\_LIMIT command sets the value of the input voltage measured by the ADC, in volts, that causes an input overvoltage fault.

This command has two data bytes in Linear\_5s\_11s format.

### VIN\_UV\_WARN\_LIMIT

The VIN\_UV\_WARN\_LIMIT command sets the value of input voltage measured by the ADC that causes an input undervoltage warning. This warning is disabled until the input exceeds the input startup threshold value set by the VIN\_ON command and the unit has been enabled. If the V<sub>IN</sub> Voltage drops below the VIN\_UV\_WARN\_LIMIT the device:

- Sets the INPUT Bit Is the STATUS\_WORD
- Sets the V<sub>IN</sub> Undervoltage Warning Bit in the STATUS\_INPUT Command
- Notifies the Host by Asserting ALERT, unless Masked

### VIN\_ON

The VIN\_ON command sets the input voltage, in Volts, at which the unit starts power conversion.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### VIN OFF

The VIN\_OFF command sets the input voltage, in Volts, at which the unit stops power conversion.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### MFR ICHIP CAL GAIN

The MFR\_ICHIP\_CAL\_GAIN command is used to set the resistance value of the  $V_{IN}$  pin filter element in milliohms. (See also READ\_VIN). Set MFR\_RVIN equal to 0 if no filter element is used.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### **Output Voltage and Limits**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE
VOUT_MODE	0x20	Output voltage format and exponent $(2^{-12})$ .	R Byte	Y	Reg			2 <sup>-12</sup> 0x14
VOUT_MAX	0x24	Upper limit on the output voltage the unit can command regardless of any other commands.	R/W Word	Y	L16	V	Y	3.6 0xC399
VOUT_OV_FAULT_ LIMIT	0x40	Output overvoltage fault limit.	R/W Word	Y	L16	V	Y	1.1 0x119A
VOUT_OV_WARN_ LIMIT	0x42	Output overvoltage warning limit.	R/W Word	Y	L16	V	Υ	1.075 0x1133
VOUT_MARGIN_HIGH	0x25	Margin high output voltage set point. Must be greater than VOUT_COMMAND.	R/W Word	Y	L16	V	Y	1.05 0x10CD
VOUT_COMMAND	0x21	Nominal output voltage set point.	R/W Word	Υ	L16	V	Y	1.0 0x1000
VOUT_MARGIN_LOW	0x26	Margin low output voltage set point. Must be less than VOUT_COMMAND.	R/W Word	Y	L16	V	Y	0.95 0x0F33
VOUT_UV_WARN_ LIMIT	0x43	Output undervoltage warning limit.	R/W Word	Υ	L16	V	Y	0.925 0x0ECD
VOUT_UV_FAULT_ LIMIT	0x44	Output undervoltage fault limit.	R/W Word	Υ	L16	V	Y	0.9 0x0E66
MFR_VOUT_MAX	0xA5	Maximum allowed output voltage.	R Word	Υ	L16	V		3.6 0xC399

### VOUT\_MODE

The data byte for VOUT\_MODE command, used for commanding and reading output voltage, consists of a 3-bit mode (only linear format is supported) and a 5-bit parameter representing the exponent used in output voltage Read/Write commands.

This read-only command has one data byte.

### VOUT\_MAX

The VOUT\_MAX command sets an upper limit on any voltage, including VOUT\_MARGIN\_HIGH, the unit can command regardless of any other commands or combinations. The maximum allowed value of this command is 3.6V. The maximum output voltage the LTM4681 can produce is 3.3V including VOUT\_MARGIN\_HIGH. However, the VOUT\_OV\_FAULT\_LIMIT can be commanded as high as 3.6V.

This command has two data bytes and is formatted in Linear 16u format.

### **VOUT OV FAULT LIMIT**

The VOUT\_OV\_FAULT\_LIMIT command sets the value of the output voltage measured by the OV supervisor comparator at the sense pins, in volts, which causes an output overvoltage fault.

If the VOUT\_OV\_FAULT\_LIMIT is modified and the part is in the RUN state, allow 10ms after the command is modified to assure the new value is being honored. The part indicates if it is busy making a calculation. Monitor bits 5 and 6 of MFR\_COMMON. Either bit is low if the part is busy. If this wait time is not honored and the VOUT\_COMMAND is modified above the old overvoltage limit, an OV condition might temporarily be detected resulting in undesirable behavior and possible damage to the switcher.

If VOUT\_OV\_FAULT\_RESPONSE is set to OV\_PULLDOWN or 0x00, the FAULT pin will not assert if VOUT\_OV\_FAULT is propagated. The LTM4681 will pull the TG low and assert the BG bit as soon as the overvoltage condition is detected.

This command has two data bytes and is formatted in Linear\_16u format.

### VOUT\_OV\_WARN\_LIMIT

The VOUT\_OV\_WARN\_LIMIT command sets the value of the output voltage measured by the ADC at the sense pins, in volts, which causes an output voltage high warning. The MFR\_VOUT\_PEAK value can be used to determine if this limit has been exceeded.

In response to the VOUT OV WARN LIMIT being exceeded, the device:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the VOUT bit in the STATUS WORD
- Sets the VOUT Overvoltage Warning bit in the STATUS VOUT command
- Notifies the host by asserting ALERT pin, unless masked

This condition is detected by the ADC so the response time may be up to t<sub>CONVERT</sub>.

This command has two data bytes and is formatted in Linear 16u format.

### VOUT\_MARGIN\_HIGH

The VOUT\_MARGIN\_HIGH command loads the unit with the voltage to which the output is to be changed, in Volts, when the OPERATION command is set to "Margin High". The value should be greater than VOUT\_COMMAND. The maximum guaranteed value on VOUT\_MARGIN\_HIGH is 3.6V.

This command will not be acted on during TON\_RISE and TOFF\_FALL output sequencing. The VOUT\_TRANSITION\_RATE will be used if this command is modified while the output is active and in a steady-state condition.

This command has two data bytes and is formatted in Linear 16u format.

#### **VOUT COMMAND**

The VOUT\_COMMAND consists of two bytes and is used to set the output voltage, in volts. The maximum guaranteed value on VOUT is 3.6V.

This command will not be acted on during TON\_RISE and TOFF\_FALL output sequencing. The VOUT\_TRANSITION\_RATE will be used if this command is modified while the output is active and in a steady-state condition.

This command has two data bytes and is formatted in Linear\_16u format.

### **VOUT MARGIN LOW**

The VOUT\_MARGIN\_LOW command loads the unit with the voltage to which the output is to be changed, in volts, when the OPERATION command is set to "Margin Low". The value must be less than VOUT\_COMMAND.

This command will not be acted on during TON\_RISE and TOFF\_FALL output sequencing. The VOUT\_TRANSITION\_RATE will be used if this command is modified while the output is active and in a steady-state condition.

This command has two data bytes and is formatted in Linear\_16u format.

#### **VOUT UV WARN LIMIT**

The VOUT\_UV\_ WARN\_LIMIT command reads the value of the output voltage measured by the ADC at the sense pins, in volts, which causes an output voltage low warning.

In response to the VOUT\_UV\_WARN\_LIMIT being exceeded, the device:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the VOUT bit in the STATUS\_WORD
- Sets the VOUT Undervoltage Warning bit in the STATUS\_VOUT command
- Notifies the host by asserting ALERT pin, unless masked

This command has two data bytes and is formatted in Linear\_16u format.

### VOUT\_UV\_FAULT\_LIMIT

The VOUT\_UV\_FAULT\_LIMIT command reads the value of the output voltage measured by the UV supervisor comparator at the sense pins, in volts, which causes an output undervoltage fault.

This command has two data bytes and is formatted in Linear\_16u format.

### MFR VOUT MAX

The MFR\_VOUT\_MAX command is the maximum output voltage in volts for each channel, including VOUT\_OV\_FAULT\_LIMIT. If the output voltages are set to high range (Bit 1 of MFR\_PWM\_MODE set to a 0) MFR\_VOUT\_MAX is 3.6V. If the output voltage is set to low range (Bit 1 of MFR\_PWM\_MODE set to a 1) the MFR\_VOUT\_MAX is 2.75V. Entering a VOUT\_COMMAND value greater than this will result in a CML fault and the output voltage setting will be clamped to the maximum level. This will also result in Bit 3 VOUT\_MAX\_Warning in the STATUS\_VOUT command being set.

This read only command has 2 data bytes and is formatted in Linear 16u format.

#### **OUTPUT CURRENT AND LIMITS**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT Value
MFR_IOUT_CAL_GAIN	0xDA	The ratio of the voltage at the current sense pins to the sensed current. For devices using a fixed current sense resistor, it is the resistance value in $m\Omega$ .	R Word	Y	L11	mΩ	Factory Only NVM	0.4 0xD01A
MFR_IOUT_CAL_GAIN_TC	0xF6	Temperature coefficient of the current sensing element.	R/W Word	Y	CF		Y	3900 0x0F3C
IOUT_OC_FAULT_LIMIT	0x46	Output overcurrent fault limit.	R/W Word	Υ	L11	А	Y	40.0 0xE940
IOUT_OC_WARN_LIMIT	0x4A	Output overcurrent warning limit.	R/W Word	Υ	L11	А	Y	35.0 0xE231

### MFR IOUT CAL GAIN

The MFR\_IOUT\_CAL\_GAIN command is used to set the resistance value of the current sense resistor in milliohms. (see also MFR\_IOUT\_CAL\_GAIN\_TC).

This command has two data bytes and is formatted in Linear 5s 11s format.

### MFR IOUT CAL GAIN TC

The MFR\_IOUT\_CAL\_GAIN\_TC command allows the user to program the temperature coefficient of the IOUT\_CAL\_GAIN sense resistor or inductor DCR in ppm/°C.

This command has two data bytes and is formatted in 16-bit 2's complement integer ppm. N = -32768 to  $32767 \cdot 10^{-6}$ . Nominal temperature is 27°C. The IOUT\_CAL\_GAIN is multiplied by:

[1.0 + MFR\_IOUT\_CAL\_GAIN\_TC • (READ\_TEMPERATURE\_1-27)].

DCR sensing will have a typical value of 3900.

The IOUT\_CAL\_GAIN and MFR\_IOUT\_CAL\_GAIN\_TC impact all current parameters including: READ\_IOUT, MFR\_IOUT\_PEAK, IOUT\_OC\_FAULT\_LIMIT and IOUT\_OC\_WARN\_LIMIT.

### *IOUT\_OC\_FAULT\_LIMIT*

The IOUT\_OC\_FAULT\_LIMIT command sets the value of the peak output current limit, in Amperes. When the controller is in current limit, the overcurrent detector will indicate an overcurrent fault condition. The following table lists the programmable peak output current limit value in mV between I<sub>SENSE</sub><sup>+</sup> and I<sub>SENSE</sub><sup>-</sup>. The actual value of current limit is (I<sub>SENSE</sub><sup>+</sup> – I<sub>SENSE</sub><sup>-</sup>)/IOUT\_CAL\_GAIN in Amperes.

BASED ON PEAK-TO-PEAK INDUCTOR CURRENT = 50% OF 30A FOR WORSE CASE, THESE ARE APPROXIMATES, SO USE GUARDBAND AND CHECK

MFR_PWM_MODE[7] = 1 High Current Range (mV)	~ILPeak (A)	~IOUT (A)	MFR_PWM_MODE[7] = 0 Low Current Range (mV)	~ ILPeak (A)	~ IOUT (A)
17.73	44.33	36.83	9.85	24.63	17.13
18.86	47.15	39.65	10.48	26.20	18.70
20.42	51.05	43.55	11.34	28.35	20.85
21.14	52.85	45.35	11.74	29.35	21.85
22.27	55.68	48.18	12.37	30.93	23.43
23.41	58.53	51.03	13.01	32.53	25.03
24.55	61.38	53.88	13.64	34.10	26.60

Note: This is the peak of the current waveform. The READ\_IOUT command returns the average current. The peak output current limits are adjusted with temperature based on the MFR\_IOUT\_CAL\_GAIN\_TC using the equation:

Peak Current Limit = IOUT\_CAL\_GAIN • (1 + MFR\_IOUT\_CAL\_GAIN\_TC • (READ\_TEMPERTURE\_1-27.0)).

The LTM4681 automatically convert currents to the appropriate internal bit value.

The I<sub>OUT</sub> range is set with bit 7 of the MFR\_PWM\_MODE command.

The IOUT\_OC\_FAULT\_LIMIT is ignored during TON\_RISE and TOFF\_FALL.

If the IOUT\_OC\_FAULT\_LIMIT is exceeded, the device:

- Sets the IOUT bit in the STATUS word
- Sets the IOUT Overcurrent fault bit in the STATUS\_IOUT
- Notifies the host by asserting ALERT, unless masked

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### IOUT\_OC\_WARN\_LIMIT

This command sets the value of the output current measured by the ADC that causes an output overcurrent warning in Amperes. The READ\_IOUT value will be used to determine if this limit has been exceeded.

In response to the IOUT\_OC\_WARN\_LIMIT being exceeded, the device:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the IOUT bit in the STATUS\_WORD
- Sets the IOUT Overcurrent Warning bit in the STATUS\_IOUT command, and
- Notifies the host by asserting ALERT pin, unless masked

The IOUT\_OC\_FAULT\_LIMIT is ignored during TON\_RISE and TOFF\_FALL.

This command has two data bytes and is formatted in Linear\_5s\_11s format

### **Input Current and Limits**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	DATA Format	UNITS	NVM	DEFAULT Value
MFR_IIN_CAL_GAIN	0xE8	The resistance value of the input current sense element in $m\Omega.$	R/W Word	L11	mΩ	Υ	1.000 0xE010

### MFR\_IIN\_CAL\_GAIN

The MFR\_IIN\_CAL\_GAIN command is used to set the resistance value of the input current sense resistor in milliohms. (see also READ\_IIN).

This command has two data bytes and is formatted in Linear 5s 11s format.

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE
IIN_OC_WARN_LIMIT	0x5D	Input overcurrent warning limit.	R/W Word	N	L11	А	Υ	10.0 0xD280

### IIN OC WARN LIMIT

The IIN\_OC\_WARN\_LIMIT command sets the value of the input current measured by the ADC, in amperes, that causes a warning indicating the input current is high. The READ\_IIN value will be used to determine if this limit has been exceeded.

In response to the IIN\_OC\_WARN\_LIMIT being exceeded, the device:

- Sets the OTHER bit in the STATUS\_BYTE
- Sets the INPUT bit in the upper byte of the STATUS\_WORD
- Sets the IIN Overcurrent Warning bit[1] in the STATUS\_INPUT command, and
- Notifies the host by asserting ALERT pin

This command has two data bytes and is formatted in Linear 5s 11s format.

#### **TEMPERATURE**

### **Power Stage DCR Temperature Calibration**

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_TEMP_1_GAIN	0xF8	Sets the slope of the external temperature sensor.	R/W Word	Υ	CF		Υ	0.995 0x3FAE
MFR_TEMP_1_OFFSET	0xF9	Sets the offset of the external temperature sensor.	R/W Word	Υ	L11	С	Y	0.0 0x8000

### MFR\_TEMP\_1\_GAIN

The MFR\_TEMP\_1\_GAIN command will modify the slope of the power stage sensor to account for non-idealities in the element and errors associated with the remote sensing of the temperature in the inductor.

This command has two data bytes and is formatted in 16-bit 2's complement integer. The effective gain adjustment is  $N \cdot 2^{-14}$ . The nominal value is 1. N = 8192 to 32767

### MFR TEMP 1 OFFSET

The MFR\_TEMP\_1\_OFFSET command will modify the offset of the power stage temperature sensor to account for non-idealities in the element and errors associated with the remote sensing of the temperature in the inductor.

This command has two data bytes and is formatted in Linear\_5s\_11s format. The part starts the calibration with a -273.15 so the default adjustment is zero.

### **Power Stage Temperature Limits**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
OT_FAULT_LIMIT	0x4F	Power stage overtemperature fault limit.	R/W Word	Y	L11	С	Y	128.0 0xF200
OT_WARN_LIMIT	0x51	Power stage overtemperature warning limit.	R/W Word	Y	L11	С	Y	125.0 0xEBE8
UT_FAULT_LIMIT	0x53	Power stage undertemperature fault limit.	R/W Word	Υ	L11	С	Y	-45.0 0xE530

### OT FAULT LIMIT

The OT\_FAULT\_LIMIT command sets the value of the power stage temperature measured by the ADC, in degrees Celsius, which causes an overtemperature fault. The READ\_TEMPERATURE\_1 value will be used to determine if this limit has been exceeded.

This command has two data bytes and is formatted in Linear 5s 11s format.

### OT WARN LIMIT

The OT\_WARN\_LIMIT command sets the value of the power stage temperature measured by the ADC, in degrees Celsius, which causes an overtemperature warning. The READ\_TEMPERATURE\_1 value will be used to determine if this limit has been exceeded.

In response to the OT\_WARN\_LIMIT being exceeded, the device:

- Sets the TEMPERATURE bit in the STATUS\_BYTE
- Sets the Overtemperature Warning bit in the STATUS\_TEMPERATURE command, and
- Notifies the host by asserting ALERT pin, unless masked

This command has two data bytes and is formatted in Linear 5s 11s format.

### UT\_FAULT\_LIMIT

The UT\_FAULT\_LIMIT command sets the value of the power stage temperature measured by the ADC, in degrees Celsius, which causes an undertemperature fault. The READ\_TEMPERATURE\_1 value will be used to determine if this limit has been exceeded.

Note: If the temp sensors are not installed, the UT\_FAULT\_LIMIT can be set to -275°C and UT\_FAULT\_LIMIT response set to ignore to avoid ALERT being asserted.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### **TIMING**

### Timing—On Sequence/Ramp

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT Value
TON_DELAY	0x60	Time from RUN and/or Operation on to output rail turn-on.	R/W Word	Y	L11	ms	Y	0.0 0x8000
TON_RISE	0x61	Time from when the output starts to rise until the output voltage reaches the VOUT commanded value.	R/W Word	Y	L11	ms	Y	3.0 0xC300
TON_MAX_FAULT_LIMIT	0x62	Maximum time from the start of TON_RISE for VOUT to cross the VOUT_UV_FAULT_LIMIT.	R/W Word	Y	L11	ms	Y	5.0 0xCA80
VOUT_TRANSITION_RATE	0x27	Rate the output changes when VOUT commanded to a new value.	R/W Word	Y	L11	V/ms	Y	0.001 0x8042

### TON DELAY

The TON\_DELAY command sets the time, in milliseconds, from when a start condition is received until the output voltage starts to rise. Values from 0ms to 83 seconds are valid. The resulting turn-on delay will have a typical delay of  $270\mu$ s for TON\_DELAY = 0 and an uncertainty of  $\pm 50\mu$ s for all values of TON\_DELAY.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### TON\_RISE

The TON\_RISE command sets the time, in milliseconds, from the time the output starts to rise to the time the output enters the regulation band. Values from 0 to 1.3 seconds are valid. The part will be in discontinuous mode during TON\_RISE events. If TON\_RISE is less than 0.25ms, the LTM4681 digital slope will be bypassed and the output voltage transition will only be controlled by the analog performance of the PWM switcher. The number of steps in TON\_RISE is equal to TON\_RISE (in ms)/0.1ms with an uncertainty of ±0.1ms.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### TON MAX FAULT LIMIT

The TON\_MAX\_FAULT\_LIMIT command sets the value, in milliseconds, on how long the unit can attempt to power up the output without reaching the output undervoltage fault limit.

A data value of 0ms means that there is no limit and that the unit can attempt to bring up the output voltage indefinitely. The maximum limit is 83 seconds.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### **VOUT TRANSITION RATE**

When a PMBus device receives either a VOUT\_COMMAND or OPERATION (Margin High, Margin Low) that causes the output voltage to change this command set the rate in V/ms at which the output voltage changes. The commanded rate of change does not apply when the unit is commanded on or off. The maximum allowed slope is 4V/ms.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### Timing—Off Sequence/Ramp

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE
TOFF_DELAY	0x64	Time from RUN and/or Operation off to the start of TOFF_FALL ramp.	R/W Word	Y	L11	ms	Υ	0.0 0x8000
TOFF_FALL	0x65	Time from when the output starts to fall until the output reaches zero volts.	R/W Word	Y	L11	ms	Υ	3.0 0xC300
TOFF_MAX_WARN_LIMIT	0x66	Maximum allowed time, after TOFF_FALL completed, for the unit to decay below 12.5%.	R/W Word	Y	L11	ms	Y	0 0x8000

### TOFF DELAY

The TOFF\_DELAY command sets the time, in milliseconds, from when a stop condition is received until the output voltage starts to fall. Values from 0 to 83 seconds are valid. The resulting turn off delay will have a typical delay of  $270\mu s$  for TOFF\_DELAY = 0 and an uncertainty of  $\pm 50\mu s$  for all values of TOFF\_DELAY. TOFF\_DELAY is not applied when a fault event occurs

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### TOFF FALL

The TOFF\_FALL command sets the time, in milliseconds, from the end of the turn-off delay time until the output voltage is commanded to zero. It is the ramp time of the  $V_{OUT}$  DAC. When the  $V_{OUT}$  DAC is zero, the PWM output will be set to high impedance state.

The part will maintain the mode of operation programmed. For defined TOFF\_FALL times, the user should set the part to continuous conduction mode. Loading the max value indicates the part will ramp down at the slowest possible rate. The minimum supported fall time is 0.25ms. A value less than 0.25ms will result in a 0.25ms ramp. The maximum fall time is 1.3 seconds. The number of steps in TOFF\_FALL is equal to TOFF\_FALL (in ms)/0.1ms with an uncertainty of ±0.1ms.

In discontinuous conduction mode, the controller will not draw current from the load and the fall time will be set by the output capacitance and load current.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### TOFF MAX WARN LIMIT

The TOFF\_MAX\_WARN\_LIMIT command sets the value, in milliseconds, on how long the output voltage exceeds 12.5% of the programmed voltage before a warning is asserted. The output is considered off when the  $V_{OUT}$  voltage is less than 12.5% of the programmed VOUT\_COMMAND value. The calculation begins after TOFF\_FALL is complete.

A data value of 0ms means that there is no limit and that the output voltage exceeds 12.5% of the programmed voltage indefinitely. Other than 0, values from 120ms to 524 seconds are valid.

This command has two data bytes and is formatted in Linear 5s 11s format.

#### Precondition for Restart

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE
MFR_RESTART_ DELAY	0xDC	Minimum time the RUN pin is held low by the LTM4681.	R/W Word	Y	L11	ms	Y	150 0xF258

### MFR RESTART DELAY

This command specifies the minimum RUN off time in milliseconds. This device will pull the RUN pin low for this length of time once a falling edge of RUN has been detected. The minimum recommended value is 136ms.

Note: The restart delay is different than the retry delay. The restart delay pulls RUN low for the specified time, after which a standard start-up sequence is initiated. The minimum restart delay should be equal to TOFF\_DELAY + TOFF\_FALL + 136ms. Valid values are from 136ms to 65.52 seconds in 16ms increments. To assure a minimum off time, set the MFR\_RESTART\_DELAY 16ms longer than the desired time. The output rail can be off longer than the MFR\_RESTART\_DELAY after the RUN pin is pulled high if the output decay bit 0 is enabled in MFR\_CHAN\_CONFIG and the output takes a long time to decay below 12.5% of the programmed value.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### **FAULT RESPONSE**

### **Fault Responses All Faults**

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA Format	UNITS	NVM	DEFAULT Value
MFR_RETRY_ DELAY	0xDB	Retry interval during FAULT retry mode.	R/W Word	Υ	L11	ms	Υ	250 0xF3E8

#### MFR RETRY DELAY

This command sets the time in milliseconds between retries if the fault response is to retry the controller at specified intervals. This command value is used for all fault responses that require retry. The retry time starts once the fault has been detected by the offending channel. Valid values are from 120ms to 83.88 seconds in 10µs increments.

Note: The retry delay time is determined by the longer of the MFR\_RETRY\_DELAY command or the time required for the regulated output to decay below 12.5% of the programmed value. If the natural decay time of the output is too long, it is possible to remove the voltage requirement of the MFR\_RETRY\_DELAY command by asserting bit 0 of MFR\_CHAN\_CONFIG.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### Fault Responses Input Voltage

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT Value
VIN_OV_FAULT_RESPONSE	0x56	Action to be taken by the device when an input supply overvoltage fault is detected.	R/W Byte	Υ	Reg		Υ	0x80

### VIN\_OV\_FAULT\_RESPONSE

The VIN\_OV\_FAULT\_RESPONSE command instructs the device on what action to take in response to an input overvoltage fault. The data byte is in the format given in Table 21.

The device also:

- Sets the NONE OF THE ABOVE bit in the STATUS BYTE
- Set the INPUT bit in the upper byte of the STATUS\_WORD
- Sets the VIN Overvoltage Fault bit in the STATUS INPUT command, and
- Notifies the host by asserting ALERT pin, unless masked

This command has one data byte.

### **Fault Responses Output Voltage**

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
VOUT_OV_FAULT_RESPONSE	0x41	Action to be taken by the device when an output overvoltage fault is detected.	R/W Byte	Y	Reg		Υ	0xB8
VOUT_UV_FAULT_RESPONSE	0x45	Action to be taken by the device when an output undervoltage fault is detected.	R/W Byte	Y	Reg		Υ	0xB8
TON_MAX_FAULT_ RESPONSE	0x63	Action to be taken by the device when a TON_MAX_FAULT event is detected.	R/W Byte	Υ	Reg		Υ	0xB8

### **VOUT OV FAULT RESPONSE**

The VOUT\_OV\_FAULT\_RESPONSE command instructs the device on what action to take in response to an output overvoltage fault. The data byte is in the format given in Table 17.

The device also:

- Sets the VOUT OV bit in the STATUS BYTE
- Sets the VOUT bit in the STATUS\_WORD
- Sets the VOUT Overvoltage Fault bit in the STATUS VOUT command
- Notifies the host by asserting ALERT pin, unless masked

The only values recognized for this command are:

0x00 Part performs OV pull down only, or OV\_PULLDOWN.

Ox80 The device shuts down (disables the output) and the unit does not attempt to retry. (PMBus, Part II, Section 10.7).

- OxB8 The device shuts down (disables the output) and device attempts to retry continuously, without limitation, until it is commanded OFF (by the RUN pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down.
- Ox4*n* The device shuts down and the unit does not attempt to retry. The output remains disabled until the part is commanded OFF then ON or the RUN pin is asserted low then high or RESET through the command or removal of VIN. The OV fault must remain active for a period of n 10us, where n is a value from 0 to 7.
- Ox78*n* The device shuts down and the unit attempts to retry continuously until either the fault condition is cleared or the part is commanded OFF then ON or the RUN pin is asserted low then high or RESET through the command or removal of VIN. The OV fault must remain active for a period of n 10us, where n is a value from 0 to 7.

Any other value will result in a CML fault and the write will be ignored.

This command has one data byte.

Table 17. VOUT\_OV\_FAULT\_RESPONSE Data Byte Contents

BITS	DESCRIPTION	VALUE	MEANING
7:6	Response For all values of bits [7:6], the LTM4681:	00	Part performs OV pull down only or OV_PULLDOWN (i.e., turns off the top MOSFET and turns on lower MOSFET while V <sub>OUT</sub> is > VOUT_OV_FAULT).
	Sets the corresponding fault bit in the status commands and     Notifies the host by asserting ALERT pin, unless masked.  The fault bit, once set, is cleared only when one or more of the following events occurs:      The device receives a CLEAR_FAULTS command.	01	The PMBus device continues operation for the delay time specified by bits [2:0] and the delay time unit specified for that particular fault. If the fault condition is still present at the end of the delay time, the unit responds as programmed in the Retry Setting (bits [5:3]).
	The output is commanded through the RUN pin, the OPERATION command, or the combined action of the RUN pin and	10	The device shuts down immediately (disables the output) and responds according to the retry setting in bits [5:3].
	OPERATION command, to turn off and then to turn back on, or  • Bias power is removed and reapplied to the LTM4681.	11	Not supported. Writing this value will generate a CML fault.
5:3	Retry Setting	000	The unit does not attempt to restart. The output remains disabled until the fault is cleared until the device is commanded OFF bias power is removed.
		111	The PMBus device attempts to restart continuously, without limitation, until it is commanded OFF (by the RUN pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down without retry. Note: The retry interval is set by the MFR_RETRY_DELAY command.
2:0	Delay Time	000-111	The delay time in 10µs increments. This delay time determines how long the controller continues operating after a fault is detected. Only valid for deglitched off state.

### VOUT\_UV\_FAULT\_RESPONSE

The VOUT\_UV\_FAULT\_RESPONSE command instructs the device on what action to take in response to an output undervoltage fault. The data byte is in the format given in Table 18.

The device also:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the VOUT bit in the STATUS\_WORD
- Sets the VOUT undervoltage fault bit in the STATUS VOUT command
- Notifies the host by asserting ALERT pin, unless masked

The UV fault and warn are masked until the following criteria are achieved:

- 1) The TON\_MAX\_FAULT\_LIMIT has been reached
- 2) The TON\_DELAY sequence has completed
- 3) The TON\_RISE sequence has completed
- 4) The VOUT\_UV\_FAULT\_LIMIT threshold has been reached
- 5) The IOUT\_OC\_FAULT\_LIMIT is not present

The UV fault and warn are masked whenever the channel is not active.

The UV fault and warn are masked during TON\_RISE and TOFF\_FALL sequencing.

This command has one data byte.

Table 18. VOUT\_UV\_FAULT\_RESPONSE Data Byte Contents

BITS	DESCRIPTION	VALUE	MEANING
7:6	Response For all values of bits [7:6], the LTM4681:	00	The PMBus device continues operation without interruption. (Ignores the fault functionally)
	Sets the corresponding fault bit in the status commands and     Notifies the host by asserting ALERT pin, unless masked.  The fault bit, once set, is cleared only when one or more of the following events occurs:	01	The PMBus device continues operation for the delay time specified by bits [2:0] and the delay time unit specified for that particular fault. If the fault condition is still present at the end of the delay time, the unit responds as programmed in the Retry Setting (bits [5:3]).
	The device receives a CLEAR_FAULTS command.  The output is commanded through the RUN pin, the OPERATION	10	The device shuts down (disables the output) and responds according to the retry setting in bits [5:3].
	command, or the combined action of the RUN pin and OPERATION command, to turn off and then to turn back on, or	11	Not supported. Writing this value will generate a CML fault.
	The device receives a RESTORE_USER_ALL command.		
	The device receives a MFR_RESET command.		
	The device supply power is cycled.		
5:3	Retry Setting	000	The unit does not attempt to restart. The output remains disabled until the fault is cleared until the device is commanded OFF bias power is removed.
			The PMBus device attempts to restart continuously, without limitation, until it is commanded OFF (by the RUN pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down without retry. Note: The retry interval is set by the MFR_RETRY_DELAY command.
2:0	Delay Time	000-111	The delay time in 10µs increments. This delay time determines how long the controller continues operating after a fault is detected. Only valid for deglitched off state.

### TON MAX FAULT RESPONSE

The TON\_MAX\_FAULT\_RESPONSE command instructs the device on what action to take in response to a TON\_MAX fault. The data byte is in the format given in Table 21.

The device also:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the VOUT bit in the STATUS\_WORD
- Sets the TON MAX FAULT bit in the STATUS VOUT command, and
- Notifies the host by asserting ALERT pin, unless masked

A value of 0 disables the TON\_MAX\_FAULT\_RESPONSE. It is not recommended to use 0.

Note: The PWM channel remains in discontinues mode until the TON MAX FAULT LIMIT has been exceeded.

This command has one data byte.

### **Fault Responses Output Current**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT Value
IOUT_OC_FAULT_RESPONSE	0x47	Action to be taken by the device when an output overcurrent fault is detected.	R/W Byte	Y	Reg		Y	0x00

### IOUT\_OC\_FAULT\_RESPONSE

The IOUT\_OC\_FAULT\_RESPONSE command instructs the device on what action to take in response to an output overcurrent fault. The data byte is in the format given in Table 19.

The device also:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the IOUT OC bit in the STATUS BYTE
- Sets the IOUT bit in the STATUS\_WORD
- Sets the IOUT Overcurrent Fault bit in the STATUS\_IOUT command, and
- Notifies the host by asserting ALERT pin, unless masked

This command has one data byte.

### Table 19. IOUT\_OC\_FAULT\_RESPONSE Data Byte Contents

BITS	DESCRIPTION	VALUE	MEANING
7:6	Response For all values of bits [7:6], the LTM4681:  • Sets the corresponding fault bit in the status commands and	00	The LTM4681 continues to operate indefinitely while maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT without regard to the output voltage (known as constant-current or brick-wall limiting).
	Notifies the host by asserting ALERT pin, unless masked.	01	Not supported.
	The fault bit, once set, is cleared only when one or more of the following events occurs:  • The device receives a CLEAR_FAULTS command.  • The output is commanded through the RUN pin, the OPERATION command, or the combined action of the RUN pin and	10	The LTM4681 continues to operate, maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT without regard to the output voltage, for the delay time set by bits [2:0]. If the device is still operating in current limit at the end of the delay time, the device responds as programmed by the Retry
	OPERATION command, to turn off and then to turn back on, or	11	Setting in bits [5:3].
	<ul> <li>The device receives a RESTORE_USER_ALL command.</li> <li>The device receives a MFR_RESET command.</li> <li>The device supply power is cycled.</li> </ul>		The LTM4681 shuts down immediately and responds as programmed by the Retry Setting in bits [5:3].
	****	200	
5:3	Retry Setting	000	The unit does not attempt to restart. The output remains disabled until the fault is cleared by cycling the RUN pin or removing bias power.
			The device attempts to restart continuously, without limitation, until it is commanded OFF (by the RUN pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down. Note: The retry interval is set by the MFR_RETRY_DELAY command.
2:0	Delay Time	000-111	The number of delay time units in 16ms increments. This delay time is used to determine the amount of time a unit is to continue operating after a fault is detected before shutting down. Only valid for deglitched off response.

### **Fault Responses IC Temperature**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE
MFR_OT_FAULT_RESPONSE	0xD6	Action to be taken by the device when an internal overtemperature fault is detected.	R Byte	N	Reg			0xC0

### MFR\_OT\_FAULT\_RESPONSE

The MFR\_OT\_FAULT\_RESPONSE command byte instructs the device on what action to take in response to an internal overtemperature fault. The data byte is in the format given in Table 20.

#### The LTM4681 also:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the MFR bit in the STATUS\_WORD, and
- Sets the Overtemperature Fault bit in the STATUS\_MFR\_SPECIFIC command
- Notifies the host by asserting ALERT pin, unless masked

This command has one data byte.

Table 20. Data Byte Contents MFR\_OT\_FAULT\_RESPONSE

BITS	DESCRIPTION	VALUE	MEANING
7:6	Response	00	Not supported. Writing this value will generate a CML fault.
	For all values of bits [7:6], the LTM4681:	01	Not supported. Writing this value will generate a CML fault
	Sets the corresponding fault bit in the status commands and	10	The device shuts down immediately (disables the output) and
	Notifies the host by asserting ALERT pin, unless masked.		responds according to the retry setting in bits [5:3].
	The fault bit, once set, is cleared only when one or more of the following events occurs:	11	The device's output is disabled while the fault is present. Operation resumes and the output is enabled when the fault
	The device receives a CLEAR_FAULTS command.		condition no longer exists.
	The output is commanded through the RUN pin, the OPERATION command, or the combined action of the RUN pin and OPERATION command, to turn off and then to turn back on, or		
	Bias power is removed and reapplied to the LTM4681.		
5:3	Retry Setting	000	The unit does not attempt to restart. The output remains disabled until the fault is cleared.
		001-111	Not supported. Writing this value will generate CML fault.
2:0	Delay Time	XXX	Not supported. Value ignored

### **Fault Responses External Temperature**

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
OT_FAULT_ RESPONSE	0x50	Action to be taken by the device when an external overtemperature fault is detected,	R/W Byte	Y	Reg		Υ	0xB8
UT_FAULT_ RESPONSE	0x54	Action to be taken by the device when an external undertemperature fault is detected.	R/W Byte	Y	Reg		Y	0xB8

#### OT\_FAULT\_RESPONSE

The OT\_FAULT\_RESPONSE command instructs the device on what action to take in response to an external overtemperature fault on the external temp sensors. The data byte is in the format given in Table 21.

The device also:

- Sets the TEMPERATURE bit in the STATUS BYTE
- Sets the Overtemperature Fault bit in the STATUS\_TEMPERATURE command, and
- Notifies the host by asserting ALERT pin, unless masked

This command has one data byte.

#### UT\_FAULT\_RESPONSE

The UT\_FAULT\_RESPONSE command instructs the device on what action to take in response to an external undertemperature fault on the external temp sensors. The data byte is in the format given in Table 15.

The device also:

- Sets the TEMPERATURE bit in the STATUS\_BYTE
- Sets the Undertemperature Fault bit in the STATUS TEMPERATURE command, and
- Notifies the host by asserting ALERT pin, unless masked

This condition is detected by the ADC so the response time may be up to t<sub>CONVERT</sub>.

This command has one data byte.

Table 21. Data Byte Contents: TON\_MAX\_FAULT\_RESPONSE, VIN\_OV\_FAULT\_RESPONSE, OT\_FAULT\_RESPONSE, UT\_FAULT\_RESPONSE

BITS	DESCRIPTION	VALUE	MEANING
7:6	Response	00	The PMBus device continues operation without interruption.
	For all values of bits [7:6], the LTM4681:	01	Not supported. Writing this value will generate a CML fault.
	Sets the corresponding fault bit in the status commands, and	10	The device shuts down immediately (disables the output) and
	Notifies the host by asserting ALERT pin, unless masked.		responds according to the retry setting in bits [5:3].
	The fault bit, once set, is cleared only when one or more of the following events occurs:	11	Not supported. Writing this value will generate a CML fault.
	The device receives a CLEAR_FAULTS command.		
	The output is commanded through the RUN pin, the OPERATION command, or the combined action of the RUN pin and OPERATION command, to turn off and then to turn back on, or		
	The device receives a RESTORE_USER_ALL command.		
	The device receives a MFR_RESET command.		
	The device supply power is cycled.		
5:3	Retry Setting	000	The unit does not attempt to restart. The output remains disabled until the fault is cleared until the device is commanded OFF bias power is removed.
		111	The PMBus device attempts to restart continuously, without limitation, until it is commanded OFF (by the RUN pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down without retry. Note: The retry interval is set by the MFR_RETRY_DELAY command.
2:0	Delay Time	XXX	Not supported. Values ignored

#### **FAULT SHARING**

### **Fault Sharing Propagation**

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE
MFR_FAULT_ PROPAGATE	0xD2	Configuration that determines which faults are propagated to the FAULT pins.	R/W Word	Υ	Reg		Υ	0x6993

## MFR\_FAULT\_PROPAGATE

The MFR\_FAULT\_PROPAGATE command enables the faults that can cause the  $\overline{\text{FAULT}}n$  pin to assert low. The command is formatted as shown in Table 22. Faults can only be propagated to the  $\overline{\text{FAULT}}n$  pin if they are programmed to respond to faults.

This command has two data bytes.

Table 22. FAULT n Propagate Fault Configuration
The FAULT0 and FAULT1 pins are designed to provide electrical notification of selected events to the user. Some of these events are common to both output channels. Others are specific to an output channel. They can also be used to share faults between channels.

BIT(S)	SYMBOL	OPERATION
B[15]	VOUT disabled while not decayed.	This is used in a PolyPhase configuration when bit 0 of the MFR_CHAN_CONFIG_LTM4681 is a zero. If the channel is turned off, by toggling the RUN pin or commanding the part OFF, and then the RUN is reasserted or the part is commanded back on before the output has decayed, VOUT will not restart until the 12.5% decay is honored. The FAULT pin is asserted during this condition if bit 15 is asserted.
B[14]	Mfr_fault_propagate_short_CMD_cycle	0: No action
		1: Asserts low if commanded off then on before the output has sequenced off. Re-asserts high $t_{\text{OFF}(\text{MIN})}$ after sequence off.
b[13]	Mfr_fault_propagate_ton_max_fault	0: No action if a TON_MAX_FAULT fault is asserted
		1: Associated output will be asserted low if a TON_MAX_FAULT fault is asserted
		FAULTO is associated with page 0 TON_MAX_FAULT faults
		FAULT1 is associated with page 1 TON_MAX_FAULT faults
b[12]	Reserved	
b[11]	Mfr_fault0_propagate_int_ot,	0: No action if the MFR_OT_FAULT_LIMIT fault is asserted
	Mfr_fault1_propagate_int_ot	1: Associated output will be asserted low if the MFR_OT_FAULT_LIMIT fault is asserted
b[10]	Reserved	
b[9]	Reserved	
b[8]	Mfr_fault0_propagate_ut,	0: No action if the UT_FAULT_LIMIT fault is asserted
	Mfr_fault1_propagate_ut	1: Associated output will be asserted low if the UT_FAULT_LIMIT fault is asserted
		FAULTO is associated with page 0 UT faults
		FAULT1 is associated with page 1 UT faults
b[7]	Mfr_fault0_propagate_ot,	0: No action if the OT_FAULT_LIMIT fault is asserted
	Mfr_fault1_propagate_ot	1: Associated output will be asserted low if the OT_FAULT_LIMIT fault is asserted
		FAULTO is associated with page 0 OT faults
		FAULT1 is associated with page 1 OT faults
b[6]	Reserved	
b[5]	Reserved	
b[4]	Mfr_fault0_propagate_input_ov,	0: No action if the VIN_OV_FAULT_LIMIT fault is asserted
	Mfr_fault1_propagate_input_ov	1: Associated output will be asserted low if the VIN_OV_FAULT_LIMIT fault is asserted
b[3]	Reserved	
b[2]	Mfr_fault0_propagate_iout_oc,	0: No action if the IOUT_OC_FAULT_LIMIT fault is asserted
	Mfr_fault1_propagate_iout_oc	1: Associated output will be asserted low if the IOUT_OC_FAULT_LIMIT fault is asserted
		FAULTO is associated with page 0 OC faults
		FAULT1 is associated with page 1 OC faults
b[1]	Mfr_fault0_propagate_vout_uv,	0: No action if the VOUT_UV_FAULT_LIMIT fault is asserted
	Mfr_fault1_propagate_vout_uv	1: Associated output will be asserted low if the VOUT_UV_FAULT_LIMIT fault is asserted
		FAULTO is associated with page 0 UV faults
		FAULT1 is associated with page 1 UV faults
b[0]	Mfr_fault0_propagate_vout_ov,	0: No action if the VOUT_OV_FAULT_LIMIT fault is asserted
	Mfr_fault1_propagate_vout_ov	1: Associated output will be asserted low if the VOUT_OV_FAULT_LIMIT fault is asserted
		FAULTO is associated with page 0 OV faults
		FAULT1 is associated with page 1 OV faults

## **Fault Sharing Response**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT Value
MFR_FAULT_RESPONSE	0xD5	Action to be taken by the device when the FAULT pin is asserted low.	R/W Byte	Υ	Reg		Y	0xC0

#### MFR\_FAULT\_RESPONSE

The MFR\_FAULT\_RESPONSE command instructs the device on what action to take in response to the  $\overline{\text{FAULT}}n$  pin being pulled low by an external source.

### **Supported Values:**

VALUE	MEANING
0xC0	FAULT_INHIBIT The LTM4681 will three-state the output in response to the FAULT pin pulled low.
0x00	FAULT_IGNORE The LTM4681 continues operation without interruption.

#### The device also:

- Sets the MFR Bit in the STATUS\_WORD.
- Sets Bit 0 in the STATUS\_MFR\_SPECIFIC Command to Indicate FAULT n Is Being Pulled Low
- Notifies the Host by Asserting ALERT, Unless Masked

This command has one data byte.

#### **SCRATCHPAD**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT Value
USER_DATA_00	0xB0	OEM reserved. Typically used for part serialization.	R/W Word	N	Reg		Υ	NA
USER_DATA_01	0xB1	Manufacturer reserved for LTpowerPlay.	R/W Word	Υ	Reg		Υ	NA
USER_DATA_02	0xB2	OEM reserved. Typically used for part serialization.	R/W Word	N	Reg		Υ	NA
USER_DATA_03	0xB3	A NVM word available for the user.	R/W Word	Υ	Reg		Υ	0x0000
USER_DATA_04	0xB4	A NVM word available for the user.	R/W Word	N	Reg		Υ	0x0000

#### USER\_DATA\_00 through USER\_DATA\_04

These commands are non-volatile memory locations for customer storage. The customer has the option to write any value to the USER\_DATA\_nn at any time. However, the LTpowerPlay software and contract manufacturers use some of these commands for inventory control. Modifying the reserved USER\_DATA\_nn commands may lead to undesirable inventory control and incompatibility with these products.

These commands have 2 data bytes and are in register format.

#### **IDENTIFICATION**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA Format	UNITS	NVM	DEFAULT VALUE
PMBus_REVISION	0x98	PMBus revision supported by this device. Current revision is 1.2.	R Byte	N	Reg		FS	0x22
CAPABILITY	0x19	Summary of PMBus optional communication protocols supported by this device.	R Byte	N	Reg			0xB0
MFR_ID	0x99	The manufacturer ID of the LTM4681 in ASCII.	R String	N	ASC			LTC
MFR_MODEL	0x9A	Manufacturer part number in ASCII.	R String	N	ASC			LTM4681
MFR_SPECIAL_ID	0xE7	Manufacturer code representing the LTM4681.	R Word	N	Reg			0x500X

#### PMBus REVISION

The PMBUS\_REVISION command indicates the revision of the PMBus to which the device is compliant. The LTM4681 is PMBus Version 1.2 compliant in both Part I and Part II.

This read-only command has one data byte.

#### **CAPABILITY**

This command provides a way for a host system to determine some key capabilities of a PMBus device.

The LTM4681 supports packet error checking, 400kHz bus speeds, and ALERT pin.

This read-only command has one data byte.

#### MFR ID

The MFR ID command indicates the manufacturer ID of the LTM4681 using ASCII characters.

This read-only command is in block format.

#### MFR MODEL

The MFR\_MODEL command indicates the manufacturer's part number of the LTM4681 using ASCII characters.

This read-only command is in block format.

#### MFR SPECIAL ID

The 16-bit word representing the part name and revision. 0x414 denotes the part is an LTM4681, X is adjustable by the manufacturer.

This read-only command has two data bytes.

#### **FAULT WARNING AND STATUS**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	FORMAT	UNITS	NVM	DEFAULT Value
CLEAR_FAULTS	0x03	Clear any fault bits that have been set.	Send Byte	N				NA
SMBALERT_MASK	0x1B	Mask activity.	Block R/W	Y	Reg		Υ	See CMD Details
MFR_CLEAR_PEAKS	0xE3	Clears all peak values.	Send Byte	Υ				NA
STATUS_BYTE	0x78	One byte summary of the unit's fault condition.	R/W Byte	Y	Reg			NA
STATUS_WORD	0x79	Two byte summary of the unit's fault condition.	R/W Word	Y	Reg			NA
STATUS_VOUT	0x7A	Output voltage fault and warning status.	R/W Byte	Y	Reg			NA
STATUS_IOUT	0x7B	Output current fault and warning status.	R/W Byte	Y	Reg			NA
STATUS_INPUT	0x7C	Input supply fault and warning status.	R/W Byte	N	Reg			NA
STATUS_ TEMPERATURE	0x7D	External temperature fault and warning status for READ_TEMERATURE_1.	R/W Byte	Y	Reg			NA
STATUS_CML	0x7E	Communication and memory fault and warning status.	R/W Byte	N	Reg			NA
STATUS_MFR_ SPECIFIC	0x80	Manufacturer specific fault and state information.	R/W Byte	Y	Reg			NA
MFR_PADS	0xE5	Digital status of the I/O pads.	R Word	N	Reg			NA
MFR_COMMON	0xEF	Manufacturer status bits that are common across multiple ADI chips.	R Byte	N	Reg			NA

#### CLEAR FAULTS

The CLEAR\_FAULTS command is used to clear any fault bits that have been set. This command clears all bits in all status commands simultaneously. At the same time, the device negates (clears, releases) its ALERT pin signal output if the device is asserting the ALERT pin signal. If the fault is still present when the bit is cleared, the fault bit will remain set and the host notified by asserting the ALERT pin low. CLEAR\_FAULTS can take up to 10µs to process. If a fault occurs within that time frame it may be cleared before the status register is set.

This write-only command has no data bytes.

The CLEAR\_FAULTS does not cause a unit that has latched off for a fault condition to restart. Units that have shut down for a fault condition are restarted when:

- The output is commanded through the RUN pin, the OPERATION command, or the combined action of the RUN pin and OPERATION command, to turn off and then to turn back on, or
- MFR RESET command is issued.
- Bias power is removed and reapplied to the integrated circuit

#### SMBALERT MASK

The SMBALERT\_MASK command can be used to prevent a particular status bit or bits from asserting ALERT as they are asserted.

Figure 33 shows an example of the Write Word format used to set an ALERT mask, in this case without PEC. The bits in the mask byte align with bits in the specified status register. For example, if the STATUS\_TEMPERATURE command code is sent in the first data byte, and the mask byte contains 0x40, then a subsequent External Overtemperature Warning

would still set bit 6 of STATUS\_TEMPERATURE but not assert ALERT. All other supported STATUS\_TEMPERATURE bits would continue to assert ALERT if set.

Figure 55 and Figure 56 show an example of the Block Write – Block Read Process Call protocol used to read back the present state of any supported status register, again without PEC.

SMBALERT\_MASK cannot be applied to STATUS\_BYTE, STATUS\_WORD, MFR\_COMMON or MFR\_PADS\_LTM4681. Factory default masking for applicable status registers is shown below. Providing an unsupported command code to SMBALERT\_MASK will generate a CML for Invalid/Unsupported Data.

#### SMBALERT\_MASK Default Setting: (Refer Also to Figure 2)

STATUS RESISTER	ALERT Mask Value	MASKED BITS
STATUS_VOUT	0x00	None
STATUS_IOUT	0x00	None
STATUS_TEMPERATURE	0x00	None
STATUS_CML	0x00	None
STATUS_INPUT	0x00	None
STATUS_MFR_SPECIFIC	0x11	Bit 4 (internal PLL unlocked), bit 0 (FAULT pulled low by external device)




Figure 55. Example of Writing SMBALERT\_MASK




Figure 56. Example of Reading SMBALERT\_MASK

#### MFR CLEAR PEAKS

The MFR\_CLEAR\_PEAKS command clears the MFR\_\*\_PEAK data values. A MFR\_RESET command will also clear the MFR \* PEAK data values.

This write-only command has no data bytes.

#### STATUS\_BYTE

The STATUS\_BYTE command returns one byte of information with a summary of the most critical faults. This is the lower byte of the status word.

## **STATUS\_BYTE Message Contents:**

BIT	STATUS BIT NAME	MEANING
7*	BUSY	A fault was declared because the LTM4681 was unable to respond.
6	OFF	This bit is set if the channel is not providing power to its output, regardless of the reason, including simply not being enabled.
5	VOUT_OV	An output overvoltage fault has occurred.
4	IOUT_OC	An output overcurrent fault has occurred.
3	VIN_UV	Not supported (LTM4681 returns 0).
2	TEMPERATURE	A temperature fault or warning has occurred.
1	CML	A communications, memory or logic fault has occurred.
0*	NONE OF THE ABOVE	A fault Not listed in bits[7:1] has occurred.

<sup>\*</sup>ALERT can be asserted if either of these bits is set. They may be cleared by writing a 1 to their bit position in the STATUS\_BYTE, in lieu of a CLEAR\_FAULTS command.

This command has one data byte.

### STATUS\_WORD

The STATUS\_WORD command returns a two-byte summary of the channel's fault condition. The low byte of the STATUS\_WORD is the same as the STATUS\_BYTE command.

#### STATUS\_WORD High Byte Message Contents:

BIT	STATUS BIT NAME	MEANING
15	V <sub>OUT</sub>	An output voltage fault or warning has occurred.
14	I <sub>OUT</sub>	An output current fault or warning has occurred.
13	INPUT	An input voltage fault or warning has occurred.
12	MFR_SPECIFIC	A fault or warning specific to the LTM4681 has occurred.
11	POWER_GOOD#	The POWER_GOOD state is false if this bit is set.
10	FANS	Not supported (LTM4681 returns 0).
9	OTHER	Not supported (LTM4681 returns 0).
8	UNKNOWN	Not supported (LTM4681 returns 0).

If any of the bits in the upper byte are set, NONE\_OF\_THE\_ABOVE is asserted.

This command has two data bytes.

#### STATUS VOUT

The STATUS\_VOUT command returns one byte of V<sub>OUT</sub> status information.

#### **STATUS VOUT Message Contents:**

BIT	MEANING
7	V <sub>OUT</sub> overvoltage fault.
6	V <sub>OUT</sub> overvoltage warning.
5	V <sub>OUT</sub> undervoltage warning.
4	V <sub>OUT</sub> undervoltage fault.
3	V <sub>OUT</sub> max warning.
2	TON max fault.
1	TOFF max fault.
0	Not supported (LTM4681 returns 0).

The user is permitted to write a 1 to any bit in this command to clear a specific fault. This permits the user to clear status by means other than using the CLEAR\_FAULTS command.

Any supported fault bit in this command will initiate an ALERT event.

This command has one data byte.

#### STATUS IOUT

The STATUS\_IOUT command returns one byte of I<sub>OUT</sub> status information.

#### **STATUS IOUT Message Contents:**

BIT	MEANING
7	I <sub>OUT</sub> overcurrent fault.
6	Not supported (LTM4681 returns 0).
5	I <sub>OUT</sub> overcurrent warning.
4:0	Not supported (LTM4681 returns 0).

The user is permitted to write a 1 to any bit in this command to clear a specific fault. This permits the user to clear status by means other than using the CLEAR\_FAULTS command.

Any supported fault bit in this command will initiate an ALERT event. This command has one data byte.

#### STATUS INPUT

The STATUS\_INPUT command returns one byte of  $V_{\text{IN}}$  (VINSNS) status information.

#### STATUS\_INPUT Message Contents:

<u> </u>					
BIT	MEANING				
7	V <sub>IN</sub> overvoltage fault.				
6	Not supported (LTM4681 returns 0).				
5	V <sub>IN</sub> undervoltage warning.				
4	Not supported (LTM4681 returns 0).				
3	Unit off for insufficient V <sub>IN</sub> .				
2	Not supported (LTM4681 returns 0).				
1	I <sub>IN</sub> overcurrent warning.				
0	Not supported (LTM4681 returns 0).				

The user is permitted to write a 1 to any bit in this command to clear a specific fault. This permits the user to clear status by means other than using the CLEAR\_FAULTS command.

Any supported fault bit in this command will initiate an ALERT event. Bit 3 of this command is not latched and will not generate an ALERT even if it is set. This command has one data byte.

#### STATUS TEMPERATURE

The STATUS\_TEMPERATURE commands returns one byte with status information on temperature. This is a paged command and is related to the respective READ\_TEMPERATURE\_1 value.

#### **STATUS TEMPERATURE Message Contents:**

BIT	MEANING
7	External overtemperature fault.
6	External overtemperature warning.
5	Not supported (LTM4681 returns 0).
4	External undertemperature fault.
3:0	Not supported (LTM4681 returns 0).

The user is permitted to write a 1 to any bit in this command to clear a specific fault. This permits the user to clear status by means other than using the CLEAR\_FAULTS command.

This command has one data byte.

#### STATUS CML

The STATUS\_CML command returns one byte of status information on received commands, internal memory and logic.

## STATUS\_CML Message Contents:

BIT	MEANING
7	Invalid or unsupported command received.
6	Invalid or unsupported data received.
5	Packet error check failed.
4	Memory fault detected.
3	Processor fault detected.
2	Reserved (LTM4681 returns 0).
1	Other communication fault.
0	Other memory or logic fault.

If either bit 3 or bit 4 of this command is set, a serious and significant internal error has been detected. Continued operation of the part is not recommended if these bits are continuously set.

The user is permitted to write a 1 to any bit in this command to clear a specific fault. This permits the user to clear status by means other than using the CLEAR\_FAULTS command.

Any supported fault bit in this command will initiate an ALERT event.

This command has one data byte.

#### STATUS\_MFR\_SPECIFIC

The STATUS\_MFR\_SPECIFIC commands returns one byte with the manufacturer specific status information.

The format for this byte is:

BIT	MEANING
7	Internal Temperature Fault Limit Exceeded.
6	Internal Temperature Warn Limit Exceeded.
5	Factory Trim Area NVM CRC Fault.
4	PLL is Unlocked
3	Fault Log Present
2	V <sub>DD33</sub> UV or OV Fault
1	ShortCycle Event Detected
0	FAULT Pin Asserted Low by External Device

If any of these bits are set, the MFR bit in the STATUS WORD will be set, and ALERT may be asserted.

The user is permitted to write a 1 to any bit in this command to clear a specific fault. This permits the user to clear status by means other than using the CLEAR\_FAULTS command. However, the fault log present bit can only be cleared by issuing the MFR\_FAULT\_LOG\_CLEAR command.

Any supported fault bit in this command will initiate an ALERT event.

This command has one data byte.

#### MFR\_PADS

This command provides the user a means of directly reading the digital status of the I/O pins of the device. The bit assignments of this command are as follows:

BIT	ASSIGNED DIGITAL PIN
15	V <sub>DD33</sub> OV Fault
14	V <sub>DD33</sub> UV Fault
13	Reserved
12	Reserved
11	ADC Values Invalid, Occurs During Start-Up. May Occur Briefly on Current Measurement Channels During Normal Operation
10	SYNC clocked by external device (when LTM4681 configured to drive SYNC pin)
9	Channel 1 Power Good
8	Channel 0 Power Good
_ 7	LTM4681 Driving RUN1 Low
6	LTM4681 Driving RUN0 Low
5	RUN1 Pin State
4	RUNO Pin State
3	LTM4681 Driving FAULT1 Low
2	LTM4681 Driving FAULTO Low
1	FAULT1 Pin State
0	FAULTO Pin State

A 1 indicates the condition is true.

This read-only command has two data bytes.

## MFR\_COMMON

The MFR\_COMMON command contains bits that are common to all ADI digital power and telemetry products.

BIT	MEANING
7	Module Not Driving ALERT Low
6	LTM4681 Not Busy
5	Calculations Not Pending
4	LTM4681 Outputs Not in Transition
3	NVM Initialized
2	Reserved
1	SHARE_CLK Timeout
0	WP Pin Status

This read-only command has one data byte.

## **TELEMETRY**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	FORMAT	UNITS	NVM	DEFAULT VALUE
READ_VIN	0x88	Measured input supply voltage.	R Word	N	L11	V		NA
READ_IIN	0x89	Measured input supply current.	R Word	N	L11	Α		NA
READ_VOUT	0x8B	Measured output voltage.	R Word	Υ	L16	V		NA
READ_IOUT	0x8C	Measured output current.	R Word	Υ	L11	Α		NA
READ_TEMPERATURE_1	0x8D	Power stage temperature sensor. This is the value used for all temperature related processing, including IOUT_CAL_GAIN.	R Word	Y	L11	С		NA
READ_TEMPERATURE_2	0x8E	Internal junction temperature. Does not affect any other controller commands.	R Word	N	L11	С		NA
READ_FREQUENCY	0x95	Measured PWM switching frequency.	R Word	Υ	L11	Hz		NA
READ_POUT	0x96	Calculated output power.	R Word	Υ	L11	W		NA
READ_PIN	0x97	Calculated input power.	R Word	N	L11	W		NA
MFR_PIN_ACCURACY	0xAC	Returns the accuracy of the READ_PIN command	R Byte	N		%		5.0%
MFR_IOUT_PEAK	0xD7	Report the maximum measured value of READ_IOUT since last MFR_CLEAR_PEAKS.	R Word	Y	L11	A		NA
MFR_VOUT_PEAK	0xDD	Maximum measured value of READ_VOUT since last MFR_CLEAR_PEAKS.	R Word	Υ	L16	V		NA
MFR_VIN_PEAK	0xDE	Maximum measured value of READ_VIN since last MFR_CLEAR_PEAKS.	R Word	N	L11	V		NA
MFR_TEMPERATURE_1_PEAK	0xDF	Maximum measured value of external Temperature (READ_TEMPERATURE_1) since last MFR_CLEAR_PEAKS.	R Word	Y	L11	С		NA
MFR_READ_IIN_PEAK	0xE1	Maximum measured value of READ_IIN command since last MFR_CLEAR_PEAKS.	R Word	N	L11	А		NA
MFR_READ_ICHIP	0xE4	Measured current used by the LTM4681.	R Word	N	L11	Α		NA
MFR_TEMPERATURE_2_PEAK	0xF4	Peak internal die temperature since last MFR_CLEAR_PEAKS.	R Word	N	L11	С		NA
MFR_ADC_CONTROL	0xD8	ADC telemetry parameter selected for repeated fast ADC read back.	R/W Byte	N	N	Reg		NA

#### READ VIN

The READ\_VIN command returns the measured  $V_{IN}$  pin voltage, in volts added to READ\_ICHIP • MFR\_RVIN. This compensates for the IR voltage drop across the  $V_{IN}$  filter element due to the supply current of the LTM4681.

This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

#### READ VOUT

The READ\_VOUT command returns the measured output voltage by the VOUT\_MODE command.

This read-only command has two data bytes and is formatted in Linear 16u format.

#### READ IIN

The READ\_IIN command returns the input current, in Amperes, as measured across the input current sense resistor (see also MFR\_IIN\_CAL\_GAIN).

This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

#### READ IOUT

The READ\_IOUT command returns the average output current in amperes. The IOUT value is a function of:

- a) the differential voltage measured across the I<sub>SENSE</sub> pins
- b) the IOUT CAL GAIN value
- c) the MFR\_IOUT\_CAL\_GAIN\_TC value, and
- d) READ TEMPERATURE 1 value
- e) The MFR\_TEMP\_1\_GAIN and the MFR\_TEMP\_1\_OFFSET

This read-only command has two data bytes and is formatted in Linear 5s 11s format.

#### READ TEMPERATURE 1

The READ\_TEMPERATURE\_1 command returns the temperature, in degrees Celsius, of the power stage sense element. This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

#### READ TEMPERATURE 2

The READ\_TEMPERATURE\_2 command returns the LTM4681's die temperature, in degrees Celsius, of the internal sense element.

This read-only command has two data bytes and is formatted in Linear 5s 11s format.

#### READ\_FREQUENCY

The READ FREQUENCY command is a reading of the PWM switching frequency in kHz.

This read-only command has 2 data bytes and is formatted in Linear\_5s\_11s format.

#### READ POUT

The READ\_POUT command is a reading of the DC/DC converter output power in Watts. POUT is calculated based on the most recent correlated output voltage and current reading.

This read-only command has 2 data bytes and is formatted in Linear\_5s\_11s format.

#### READ\_PIN

The READ\_PIN command is a reading of the DC/DC converter input power in Watts. PIN is calculated based on the most recent input voltage and current reading.

This read-only command has 2 data bytes and is formatted in Linear\_5s\_11s format.

#### MFR PIN ACCURACY

The MFR\_PIN\_ACCURACY command returns the accuracy, in percent, of the value returned by the READ\_PIN command.

There is one data byte. The value is 0.1% per bit which gives a range of  $\pm 0.0\%$  to  $\pm 25.5\%$ .

This read-only command has one data byte and is formatted as an unsigned integer.

#### MFR IOUT PEAK

The MFR IOUT PEAK command reports the highest current, in amperes, reported by the READ IOUT measurement.

This command is cleared using the MFR\_CLEAR\_PEAKS command.

This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

#### MFR VOUT PEAK

The MFR\_VOUT\_PEAK command reports the highest voltage, in volts, reported by the READ\_VOUT measurement.

This command is cleared using the MFR CLEAR PEAKS command.

This read-only command has two data bytes and is formatted in Linear\_16u format.

#### MFR VIN PEAK

The MFR\_VIN\_PEAK command reports the highest voltage, in volts, reported by the READ\_VIN measurement.

This command is cleared using the MFR CLEAR PEAKS command.

This read-only command has two data bytes and is formatted in Linear 5s 11s format.

#### MFR TEMPERATURE 1 PEAK

The MFR\_TEMPERATURE\_1\_PEAK command reports the highest temperature, in degrees Celsius, reported by the READ\_TEMPERATURE\_1 measurement.

This command is cleared using the MFR CLEAR PEAKS command.

This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

#### MFR READ IIN PEAK

The MFR READ IIN PEAK command reports the highest current, in Amperes, reported by the READ IIN measurement.

This command is cleared using the MFR\_CLEAR\_PEAKS command.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### MFR READ ICHIP

The MFR\_READ\_ICHIP command returns the measured input current, in Amperes, used by the LTM4681.

This command has two data bytes and is formatted in Linear 5s 11s format.

#### MFR\_TEMPERATURE\_2\_PEAK

The MFR\_TEMPERATURE\_2\_PEAK command reports the highest temperature, in degrees Celsius, reported by the READ TEMPERATURE 2 measurement.

This command is cleared using the MFR\_CLEAR\_PEAKS command.

This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

#### MFR ADC CONTROL

The MFR\_ADC\_CONTROL command determines the ADC read back selection. A default value of 0 in the command runs the standard telemetry loop with all parameters updated in a round robin fashion with a typical latency of t<sub>CONVERT</sub>. The user can command a non-zero value to monitored a single parameter with an approximate update rate of 8ms. This command has a latency of up to 2 ADC conversions or approximately 16ms (external temperature conversions may have a latency of up to 3 ADC conversion or approximately 24ms). It is recommended the part remain in standard telemetry mode except for special cases where fast ADC updates of a single parameter is required. The part should be commanded to monitor the desired parameter for a limited period of time (less then 1 second) then set the command back to standard round robin mode. If this command is set to any value except standard round robin telemetry (0) all warnings and faults associated with telemetry other than the selected parameter are effectively disabled and voltage servoing is disabled. When round robin is reasserted, all warnings and faults and servo mode are re-enabled.

COMMANDED VALUE	TELEMETRY COMMAND NAME	DESCRIPTION
0x0F		Reserved
0x0E		Reserved
0x0D		Reserved
0x0C	READ_TEMPERATURE_1	Channel 1 external temperature
0x0B		Reserved
0x0A	READ_IOUT	Channel 1 measured output current
0x09	READ_VOUT	Channel 1 measured output voltage
0x08	READ_TEMPERATURE_1	Channel 0 external temperature
0x07		Reserved
0x06	READ_IOUT	Channel 0 measured output current
0x05	READ_VOUT	Channel 0 measured output voltage
0x04	READ_TEMPERATURE_2	Internal junction temperature
0x03	READ_IIN	Measured input supply current
0x02	MFR_READ_ICHIP	Measured supply current of the LTM4681
0x01	READ_VIN	Measured input supply voltage
0x00		Standard ADC Round Robin Telemetry

If a reserved command value is entered, the telemetry will default to Internal IC Temperature and issue a CML fault. CML faults will continue to be issued by the LTM4681 until a valid command value is entered. The accuracy of the measured input supply voltage is only guaranteed if the MFR\_ADC\_CONTROL command is set to standard round robin telemetry.

This write-only command has 1 data byte and is formatted in register format.

#### **NVM MEMORY COMMANDS**

#### Store/Restore

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	FORMAT	UNITS	NVM	DEFAULT VALUE
STORE_USER_ALL	0x15	Store user operating memory to EEPROM.	Send Byte	N				NA
RESTORE_USER_ALL	0x16	Restore user operating memory from EEPROM.	Send Byte	N				NA
MFR_COMPARE_USER_ALL	0xF0	Compares current command contents with NVM.	Send Byte	N				NA

#### STORE\_USER\_ALL

The STORE\_USER\_ALL command instructs the PMBus device to copy the non-volatile user contents of the Operating Memory to the matching locations in the non-volatile User NVM memory.

Executing this command if the die temperature exceeds 85°C or is below 0°C is not recommended and the data retention of 10 years cannot be guaranteed. If the die temperature exceeds 130°C, the STORE\_USER\_ALL command is disabled. The command is re-enabled when the IC temperature drops below 125°C.

Communication with the LTM4681 and programming of the NVM can be initiated when EXTV<sub>CC</sub> or VDD33 is available and VIN is not applied. To enable the part in this state, using global address 0x5B write MFR\_EE\_UNLOCK to 0x2B followed by 0xC4. The LTM4681 will now communicate normally, and the project file can be updated. To write the updated project file to the NVM issue a STORE\_USER\_ALL command. When VIN is applied, a MFR\_RESET must be issued to allow the PWM to be enabled and valid ADCs to be read.

This write-only command has no data bytes.

#### RESTORE\_USER\_ALL

The RESTORE\_USER\_ALL command instructs the LTM4681 to copy the contents of the non-volatile User memory to the matching locations in the Operating Memory. The values in the Operating Memory are overwritten by the value retrieved from the User commands. The LTM4681 ensures both channels are off, loads the operating memory from the internal EEPROM, clears all faults, reads the resistor configuration pins, and then performs a soft-start of both PWM channels if applicable.

STORE\_USER\_ALL, MFR\_COMPARE\_USER\_ALL and RESTORE\_USER\_ALL commands are disabled if the die exceeds 130°C and are not re-enabled until the die temperature drops below 125°C.

This write-only command has no data bytes.

#### MFR COMPARE USER ALL

The MFR\_COMPARE\_USER\_ALL command instructs the PMBus device to compare current command contents with what is stored in non-volatile memory. If the compare operation detects differences, a CML bit 0 fault will be generated.

This write-only command has no data bytes.

#### **Fault Logging**

COMMAND NAME	CMD CODE	DESCRIPTION	ТҮРЕ	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_FAULT_LOG	0xEE	Fault log data bytes.	R Block	N	CF		Υ	NA
MFR_FAULT_LOG_ STORE	0xEA	Command a transfer of the fault log from RAM to EEPROM.	Send Byte	N				NA
MFR_FAULT_LOG_CLEAR	0xEC	Initialize the EEPROM block reserved for fault logging.	Send Byte	N				NA

#### MFR\_FAULT\_LOG

The MFR\_FAULT\_LOG command allows the user to read the contents of the FAULT\_LOG after the first fault occurrence since the last MFR\_FAULT\_LOG\_CLEAR command was written. The contents of this command are stored in non-volatile memory, and are cleared by the MFR\_FAULT\_LOG\_CLEAR command. The length and content of this command are listed in Table 15. If the user accesses the MFR\_FAULT\_LOG command and no fault log is present, the command will return a data length of 0. If a fault log is present, the MFR\_FAULT\_LOG will return a block of data 147 bytes long. If a fault occurs within the first second of applying power, some of the earlier pages in the fault log may not contain valid data.

NOTE: The approximate transfer time for this command is 3.4ms using a 400kHz clock.

This read-only command is in block format.

#### MFR\_FAULT\_LOG\_STORE

The MFR\_FAULT\_LOG\_STORE command forces the fault log operation to be written to NVM just as if a fault event occurred. This command will set bit 3 of the STATUS\_MFR\_SPECIFIC fault if bit 7 "Enable Fault Logging" is set in the MFR\_CONFIG\_ALL command.

If the die temperature exceeds 130°C, the MFR\_FAULT\_LOG\_STORE command is disabled until the IC temperature drops below 125°C.

This write-only command has no data bytes.

**Table 23. Fault Logging**This table outlines the format of the block data from a read block data of the MFR\_FAULT\_LOG command.

Data Format Definitions				LIN 11 = PMBus = Rev 1.2, Part 2, section 7.1					
				LIN 16 = PMBus Rev 1.2, Part 2, section 8. Mantissa portion only					
				BYTE = 8 bits interpreted per definition of this command					
DATA	BITS	DATA Format	BYTE NUM	BLOCK READ COMMAND					
Block Length		BYTE	147	The MFR_FAULT_LOG command is a fixed length of 147 bytes					
				The block length will be zero if a data log event has not been captured					
HEADER INFORMATION	'	•		, , , , , , , , , , , , , , , , , , , ,					
Fault Log Preface	[7:0]	ASC	0	Returns LTxx beginning at byte 0 if a partial or complete fault log exists.					
	[7:0]	1	1	Word xx is a factory identifier that may vary part to part.					
	[15:8]	Reg	2						
	[7:0]	1	3						
Fault Source	[7:0]	Reg	4	Refer to Table 19.					
MFR_REAL_TIME	[7:0]	Reg	5	48 bit share-clock counter value when fault occurred (200µs resolution)					
	[15:8]		6						
	[23:16]		7						
	[31:24]		8						
	[39:32]		9						
	[47:40]		10						
MFR_VOUT_PEAK (PAGE 0)	[15:8]	L16	11	Peak READ_VOUT on Channel 0 since last power-on or CLEAR_PEAKS command.					
	[7:0]		12						
MFR_VOUT_PEAK (PAGE 1)	[15:8]	L16	13	Peak READ_VOUT on Channel 1 since last power-on or CLEAR_PEAKS command.					
	[7:0]		14						
MFR_IOUT_PEAK (PAGE 0)	[15:8]	L11	15	Peak READ_IOUT on Channel 0 since last power-on or CLEAR_PEAKS command.					
	[7:0]		16						
MFR_IOUT_PEAK (PAGE 1)	[15:8]	L11	17	Peak READ_IOUT on Channel 1 since last power-on or CLEAR_PEAKS command.					
	[7:0]		18						
MFR_VIN_PEAK	[15:8]	L11	19	Peak READ_VIN since last power-on or CLEAR_PEAKS command.					
	[7:0]		20						
READ_TEMPERATURE1 (PAGE 0)	[15:8]	L11	21	Power stage temperature sensor 0 during last event.					
	[7:0]		22						
READ_TEMPERATURE1 (PAGE 1)	[15:8]	L11	23	Power stage temperature sensor 1 during last event.					
	[7:0]		24						
READ_TEMPERATURE2	[15:8]	L11	25	LTM4681 die temperature sensor during last event.					
	[7:0]		26						

CYCLICAL DATA				
EVENT n (Data at Which Fault Occurred; Most I	Recent Data)			Event "n" represents one complete cycle of ADC reads through the MUX at time of fault. Example: If the fault occurs when the ADC is processing step 15, it will continue to take readings through step 25 and then store the header and all 6 event pages to EEPROM
READ_VOUT (PAGE 0)	[15:8]	LIN 16	27	. 0
	[7:0]	LIN 16	28	
READ_VOUT (PAGE 1)	[15:8]	LIN 16	29	
	[7:0]	LIN 16	30	
READ_IOUT (PAGE 0)	[15:8]	LIN 11	31	
	[7:0]	LIN 11	32	
READ_IOUT (PAGE 1)	[15:8]	LIN 11	33	
	[7:0]	LIN 11	34	
READ_VIN	[15:8]	LIN 11	35	
	[7:0]	LIN 11	36	
READ_IIN	[15:8]	LIN 11	37	
	[7:0]	LIN 11	38	
STATUS_VOUT (PAGE 0)		BYTE	39	
STATUS_VOUT (PAGE 1)		BYTE	40	
STATUS_WORD (PAGE 0)	[15:8]	WORD	41	
	[7:0]	WORD	42	
STATUS_WORD (PAGE 1)	[15:8]	WORD	43	
	[7:0]	WORD	44	
STATUS_MFR_SPECIFIC (PAGE 0)		BYTE	45	
STATUS_MFR_SPECIFIC (PAGE 1)		BYTE	46	

EVENT 4			
EVENT n-1 (data measured before fault was detec	rtod)		
READ_VOUT (PAGE 0)	[15:8]	LIN 16	47
TEAD_VOOT (FAGE 0)	[7:0]	LIN 16	48
READ_VOUT (PAGE 1)	[15:8]	LIN 16	49
READ_VOUT (PAGE T)		LIN 16	50
DEAD JOHT (DAGE 0)	[7:0]		
READ_IOUT (PAGE 0)	[15:8]	LIN 11	51
DEAD JOHT (DAGE 4)	[7:0]	LIN 11	52
READ_IOUT (PAGE 1)	[15:8]	LIN 11	53
DEAD MIN	[7:0]	LIN 11	54
READ_VIN	[15:8]	LIN 11	55
	[7:0]	LIN 11	56
READ_IIN	[15:8]	LIN 11	57
	[7:0]	LIN 11	58
STATUS_VOUT (PAGE 0)		BYTE	59
STATUS_VOUT (PAGE 1)		BYTE	60
STATUS_WORD (PAGE 0)	[15:8]	WORD	61
	[7:0]	WORD	62
STATUS_WORD (PAGE 1)	[15:8]	WORD	63
	[7:0]	WORD	64
STATUS_MFR_SPECIFIC (PAGE 0)		BYTE	65
STATUS_MFR_SPECIFIC (PAGE 1)		BYTE	66
EVENT n-5			
(Oldest Recorded Data)			
READ_VOUT (PAGE 0)	[15:8]	LIN 16	127
_ , ,	[7:0]	LIN 16	128
READ_VOUT (PAGE 1)	[15:8]	LIN 16	129
_ ,	[7:0]	LIN 16	130
READ_IOUT (PAGE 0)	[15:8]	LIN 11	131
	[7:0]	LIN 11	132
READ_IOUT (PAGE 1)	[15:8]	LIN 11	133
	[7:0]	LIN 11	134
READ_VIN	[15:8]	LIN 11	135
	[7:0]	LIN 11	136
READ_IIN	[15:8]	LIN 11	137
HEAD_IIII	[7:0]	LIN 11	138
STATUS_VOUT (PAGE 0)	[1.0]	BYTE	139
STATUS_VOUT (PAGE 1)	+	BYTE	140
	[15.0]		
STATUS_WORD (PAGE 0)	[15:8]	WORD	141
OTATIO MODD (BACE 4)	[7:0]	WORD	142
STATUS_WORD (PAGE 1)	[15:8]	WORD	143
OTATIO MED OPERITO (TARE	[7:0]	WORD	144
STATUS_MFR_SPECIFIC (PAGE 0)		BYTE	145
STATUS_MFR_SPECIFIC (PAGE 1)		BYTE	146

Table 24. Explanation of Position\_Fault Values

POSITION_FAULT VALUE	SOURCE OF FAULT LOG
0xFF	MFR_FAULT_LOG_STORE
0x00	TON_MAX_FAULT
0x01	VOUT_OV_FAULT
0x02	VOUT_UV_FAULT
0x03	IOUT_OC_FAULT
0x05	TEMP_OT_FAULT
0x06	TEMP_UT_FAULT
0x07	VIN_OV_FAULT
0x0A	MFR_TEMP_2_OT_FAULT

#### MFR\_INFO

Contact the factory for details.

#### MFR\_IOUT\_CAL\_GAIN

Contact the factory for details.

#### MFR\_FAULT\_LOG\_CLEAR

The MFR\_FAULT\_LOG\_CLEAR command will erase the fault log file stored values. It will also clear bit 3 in the STATUS\_MFR\_SPECIFIC command. After a clear is issued, the status can take up to 8ms to clear.

This write-only command is send bytes.

### **Block Memory Write/Read**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_EE_UNLOCK	0xBD	Unlock user EEPROM for access by MFR_EE_ERASE and MFR_EE_DATA commands.	R/W Byte	N	Reg			NA
MFR_EE_ERASE	0xBE	Initialize user EEPROM for bulk programming by MFR_EE_DATA.	R/W Byte	N	Reg			NA
MFR_EE_DATA	0xBF	Data transferred to and from EEPROM using sequential PMBus word reads or writes. Supports bulk programming.	R/W Word	N	Reg			NA

All the NVM commands are disabled if the die temperature exceeds 130°C. NVM commands are re-enabled when the die temperature drops below 125°C.

#### MFR\_EE\_xxxx

The MFR\_EE\_xxxx commands facilitate bulk programming of the LTM4681 internal EEPROM. Contact the factory for details.

## PACKAGE DESCRIPTION



PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG  $\mu$ Module Products. Review Each Package Layout Carefully.

Table 25. LTM4681 BGA Pinout

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
A1	GND	B1	GND	C1	SW0	D1	SW0	E1	SW0	F1	GND
A2	GND	B2	GND	C2	SW0	D2	SW0	E2	SW0	F2	GND
A3	GND	В3	GND	C3	GND	D3	GND	E3	GND	F3	GND
A4	GND	B4	GND	C4	GND	D4	GND	E4	GND	F4	GND
A5	V <sub>IN01</sub>	B5	V <sub>IN01</sub>	C5	V <sub>IN01</sub>	D5	V <sub>IN01</sub>	E5	V <sub>IN01</sub>	F5	V <sub>IN01</sub>
A6	V <sub>IN01</sub>	В6	V <sub>IN01</sub>	C6	V <sub>IN01</sub>	D6	V <sub>IN01</sub>	E6	V <sub>IN01</sub>	F6	V <sub>IN01</sub>
A7	GND	В7	GND	C7	GND	D7	GND	E7	GND	F7	GND
A8	VOUTO_CFG	B8	VOUT1_CFG	C8	V <sub>DD25_01</sub>	D8	SHARE_CLK_01	E8	V <sub>DD33_01</sub>	F8	V <sub>OSNS1</sub> -
A9	FSWPH_01_CFG	В9	ASEL_01	C9	VTRIM1_CFG	D9	VTRIMO_CFG	E9	WP_01	F9	COMP1b
A10	FAULT1	B10	RUN0	C10	SDA_01	D10	SCL_01	E10	TSNS1	F10	SGND01
A11	FAULT0	B11	RUN1	C11	ALERT_01	D11	SYNC_01	E11	TSNS0	F11	SGND01
A12	GND	B12	GND	C12	GND	D12	GND	E12	GND	F12	GND
A13	V <sub>OUTO</sub>	B13	V <sub>OUT0</sub>	C13	V <sub>OUT0</sub>	D13	V <sub>OUTO</sub>	E13	V <sub>OUTO</sub>	F13	V <sub>OUT1</sub>
A14	V <sub>OUTO</sub>	B14	V <sub>OUT0</sub>	C14	V <sub>OUT0</sub>	D14	V <sub>OUTO</sub>	E14	V <sub>OUTO</sub>	F14	V <sub>OUT1</sub>
A15	V <sub>OUT0</sub>	B15	V <sub>OUT0</sub>	C15	V <sub>OUT0</sub>	D15	V <sub>OUTO</sub>	E15	V <sub>OUT0</sub>	F15	V <sub>OUT1</sub>


PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
G1	SW1	H1	SW1	J1	SW1	K1	GND	L1	GND	M1	GND
G2	SW1	H2	SW1	J2	SW1	K2	GND	L2	GND	M2	GND
G3	GND	Н3	GND	J3	GND	К3	GND	L3	GND	M3	GND
G4	GND	H4	GND	J4	GND	K4	GND	L4	GND	M4	GND
G5	$V_{IN01}$	H5	V <sub>IN01</sub>	J5	V <sub>IN01</sub>	K5	V <sub>IN01</sub>	L5	GND	M5	GND
G6	V <sub>IN01</sub>	H6	V <sub>IN01</sub>	J6	V <sub>IN01</sub>	K6	V <sub>IN01</sub>	L6	GND	M6	GND
G7	GND	H7	GND	J7	GND	K7	GND	L7	GND	M7	GND
G8	V <sub>OSNS1</sub> <sup>+</sup>	H8	PG00D1	J8	SV <sub>IN_01</sub>	K8	GND	L8	GND	M8	GND
G9	COMP1a	H9	PGOOD0	J9	INTV <sub>CC_01</sub>	K9	GND	L9	GND	M9	GND
G10	COMP0b	H10	I <sub>IN_01</sub> +	J10	I <sub>IN_01</sub> -	K10	GND	L10	GND	M10	GND
G11	COMP0a	H11	V <sub>OSNS0</sub> -	J11	V <sub>OSNS0</sub> +	K11	GND	L11	GND	M11	GND
G12	GND	H12	GND	J12	GND	K12	GND	L12	GND	M12	GND
G13	V <sub>OUT1</sub>	H13	V <sub>OUT1</sub>	J13	V <sub>OUT1</sub>	K13	V <sub>OUT1</sub>	L13	GND	M13	GND
G14	V <sub>OUT1</sub>	H14	V <sub>OUT1</sub>	J14	V <sub>OUT1</sub>	K14	V <sub>OUT1</sub>	L14	GND	M14	GND
G15	V <sub>OUT1</sub>	H15	V <sub>OUT1</sub>	J15	V <sub>OUT1</sub>	K15	V <sub>OUT1</sub>	L15	GND	M15	GND

## PACKAGE DESCRIPTION

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
N1	GND	P1	SW2	R1	SW2	T1	SW2	U1	GND	V1	SW3
N2	GND	P2	SW2	R2	SW2	T2	SW2	U2	GND	V2	SW3
N3	GND	P3	GND	R3	GND	T3	GND	U3	GND	V3	GND
N4	GND	P4	GND	R4	GND	T4	GND	U4	GND	V4	GND
N5	V <sub>IN23</sub>	P5	V <sub>IN23</sub>	R5	V <sub>IN23</sub>	T5	V <sub>IN23</sub>	U5	V <sub>IN23</sub>	V5	V <sub>IN23</sub>
N6	$V_{IN23}$	P6	$V_{IN23}$	R6	$V_{\text{IN23}}$	T6	$V_{IN23}$	U6	$V_{IN23}$	V6	$V_{IN23}$
N7	GND	P7	GND	R7	GND	T7	GND	U7	GND	V7	GND
N8	GND	P8	$V_{OSNS2}^+$	R8	V <sub>OSNS2</sub> -	T8	COMP2a	U8	TSNS2	V8	SDA_23
N9	$V_{IN\_VBIAS}$	P9	I <sub>IN_23</sub> -	R9	I <sub>IN_23</sub> +	T9	COMP2b	U9	TSNS3	V9	SYNC_23
N10	$V_{BIAS}$	P10	INTV <sub>CC_23</sub>	R10	PG00D2	T10	PGOOD3	U10	SGND23	V10	FAULT2
N11	RUNP	P11	SV <sub>IN_23</sub>	R11	$V_{OSNS3}^+$	T11	V <sub>OSNS3</sub> -	U11	SGND23	V11	COMP3a
N12	GND	P12	GND	R12	GND	T12	GND	U12	GND	V12	GND
N13	V <sub>OUT2</sub>	P13	V <sub>OUT2</sub>	R13	V <sub>OUT2</sub>	T13	V <sub>OUT2</sub>	U13	V <sub>OUT2</sub>	V13	V <sub>OUT3</sub>
N14	V <sub>OUT2</sub>	P14	V <sub>OUT2</sub>	R14	V <sub>OUT2</sub>	T14	V <sub>OUT2</sub>	U14	V <sub>OUT2</sub>	V14	V <sub>OUT3</sub>
N15	$V_{OUT2}$	P15	$V_{OUT2}$	R15	$V_{OUT2}$	T15	$V_{OUT2}$	U15	$V_{OUT2}$	V15	$V_{OUT3}$

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	
W1	SW3	Y1	SW3	AA1	GND	AB1	GND	
W2	SW3	Y2	SW3	AA2	GND	AB2	GND	
W3	GND	Y3	GND	AA3	GND	AB3	GND	
W4	GND	Y4	GND	AA4	GND	AB4	GND	
W5	$V_{IN23}$	Y5	V <sub>IN23</sub>	AA5	V <sub>IN23</sub>	AB5	V <sub>IN23</sub>	
W6	$V_{IN23}$	Y6	V <sub>IN23</sub>	AA6	V <sub>IN23</sub>	AB6	V <sub>IN23</sub>	
W7	GND	Y7	GND	AA7	GND	AB7	GND	
W8	ALERT_23	Y8	RUN3	AA8	VOUT2_CFG	AB8	VOUT3_CFG	
W9	SCL_23	Y9	RUN2	AA9	FSWPH_23_CFG	AB9	VTRIM3_CFG	
W10	FAULT3	Y10	V <sub>DD33_23</sub>	AA10	ASEL_23	AB10	VTRIM2_CFG	
W11	COMP3b	Y11	WP_23	AA11	SHARE_CLK_23	AB11	V <sub>DD25_23</sub>	
W12	GND	Y12	GND	AA12	GND	AB12	GND	
W13	$V_{OUT3}$	Y13	V <sub>OUT3</sub> AA13		V <sub>OUT3</sub>	AB13	V <sub>OUT3</sub>	
W14	$V_{OUT3}$	Y14	V <sub>OUT3</sub>	V <sub>OUT3</sub> AA14 V <sub>OUT3</sub> AB14		V <sub>OUT3</sub>		
W15	$V_{OUT3}$	Y15	V <sub>OUT3</sub>	AA15	V <sub>OUT3</sub>	AB15	V <sub>OUT3</sub>	

## PACKAGE DESCRIPTION




132

## **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	04/22	Corrected $V_{VSNS} - V_{SNG}$ to $V_{VOSNS}^+ - V_{VOSNS}^-$ in the Electrical Characteristics table.	6
		Fixed errors: changed onboard to offboard.	8
		Added Note 15 in the Electrical Characteristics table.	9
		Corrected Quad Channel Single Output Efficiency curve Y axis.	12
		Corrected SV <sub>IN</sub> pin description.	17
		Changed note Figure 1 to Figure 2 in the Decoupling Requirements section.	24
		Changed 1ms to 10µs in the Responses to V <sub>OUT</sub> and I <sub>IN</sub> /I <sub>OUT</sub> Faults section.	42
		Added (SVIN_XX) to VIN_ON and VIN_OFF.	51
		Fixed schematic error.	82
		Fixed typo.	93
		Added ink marking statement to package photos.	134

# PACKAGE PHOTOS Part marking is either ink mark or laser mark



## **DESIGN RESOURCES**

SUBJECT	DESCRIPTION								
µModule Design and Manufacturing Resources	Design:     • Selector Guides     • Demo Boards and Gerber Files     • Free Simulation Tools  Manufacturing:     • Quick Start Guide     • PCB Design, Assembly and Manufacturing Guidelines     • Package and Board Level Reliability								
μModule Regulator Products Search	1. Sort table of products by parameters and download the result as a spread sheet.								
	2. Search using the Quick Power Search parametric table.								
	Quick Power Search         INPUT           V <sub>in</sub> (Min)         V         V <sub>in</sub> (Max)         V								
	OUTPUT   V <sub>Out</sub> V I <sub>out</sub> A								
	FEATURES   Low EMI Ultrathin Internal Heat Sink								
	Multiple Outputs								
	Search								
Digital Power System Management	Analog Devices' family of digital power supply management ICs are highly integrated solutions that offer essential functions, including power supply monitoring, supervision, margining and sequencing, and feature EEPROM for storing user configurations and fault logging.								

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTM4675	Dual 9A or Single 18A Step-Down μModule Regulator with Digital Power System Management	$4.5V \le V_{IN} \le 17V$ , $0.5V \le V_{OUT} \le 5.5V$ , $11.9$ mm $\times$ $16$ mm $\times$ $3.51$ mm BGA
LTM4686/ LTM4686-1	Ultrathin Dual 10A or Single 20A µModule Regulator with Digital Power System Management	$4.5V \le V_{IN} \le 17V, \ 0.5V \le V_{OUT} \le 3.6V \ (LTM4686), \ 2.375V \le V_{IN} \le 17V \ (LTM4686-1) \ 11.9mm \times 16mm \times 1.82mm \ LGA$
LTM4676A	Dual 13A or Single 26A Step-Down µModule Regulator with Digital Power System Management	$4.5V \le V_{IN} \le 26.5V$ , $0.5V \le V_{OUT} \le 5.5V$ , $16mm \times 16mm \times 5.01mm$ BGA
LTM4677	Dual 18A or Single 36A Step-Down µModule Regulator with Digital Power System Management	$4.5V \le V_{IN} \le 16V$ , $0.5V \le V_{OUT} \le 1.8V$ , $16mm \times 16mm \times 5.01mm$ BGA
LTM4678	Dual 25A or Single 50A µModule Regulator with Digital Power System Management	$4.5V \le V_{IN} \le 16V$ , $0.5V \le V_{OUT} \le 3.4V$ , $16mm \times 16mm \times 5.86mm$ BGA
LTM4664	54 VIN, Dual 25A or Single 50A μModule Regulator with Digital Power System Management	$30V \le V_{IN} \le 58V$ , $0.5V \le V_{OUT} \le 1.5V$ , $16mm \times 16mm \times 7.72mm$ BGA
LTM4680	Dual 30A or Single 60A µModule Regulator with Digital Power System Management	$4.5V \le V_{IN} \le 16V, \ 0.5V \le V_{OUT} \le 3.3V, \ 16mm \times 16mm \times 7.82mm \ BGA$
LTM4700	Dual 50A or Single 100A µModule Regulator with Digital Power System Management	$4.5V \le V_{IN} \le 16V, \ 0.5V \le V_{OUT} \le 1.8V, \ 15mm \times 22mm \times 7.87mm \ BGA$

Rev. A 04/22

www.analog.com