

Precision Low-Input Current Operational Amplifier (Internally Compensated)

1.0 **SCOPE**

This specification documents the detailed requirements for Analog Devices space qualified die including die qualification as described for Class K in MIL-PRF-38534, Appendix C, Table C-II except as modified

The manufacturing flow described in the STANDARD DIE PRODUCTS PROGRAM brochure at http://www.analog.com/marketSolutions/militaryAerospace/pdf/Die_Broc.pdf is to be considered a part of this specification.

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/OP12

Part Number. The complete part number(s) of this specification follow: 2.0

> Part Number Description


OP12-000C Precision Low-Input Current Operational Amplifier (Internally Compensated)

3.0 **Die Information**

3.1 **Die Dimensions**

Die Size	Die Thickness	Bond Pad Metalization				
43 mil x 59 mil	19 mil ± 2 mil	Al/Cu				

3.2 **Die Picture**



1 NC 2 -IN 3 +INV-4 5 NC 6 OUT 7 V+ 8 NC

OP12

3.3 Absolute Maximum Ratings 1/

Supply Voltage	±20V
Differential Input Current 2/	
Input Voltage 3/	±15V
Output Short Circuit Duration	Indefinite
Storage Temperature	65°C to +150°C
Operating Temperature Range	55°C to +125°C
Junction Temperature (T _J)	+150°C

Absolute Maximum Rating Notes:

4.0 <u>Die Qualification</u>

In accordance with class-K version of MIL-PRF-38534, Appendix C, Table C-II, except as modified herein.

- (a) Qual Sample Size and Qual Acceptance Criteria 10/0
- (b) Qual Sample Package DIP
- (c) Pre-screen electrical test over temperature performed post-assembly prior to die qualification.

Table I - Dice Electrical Characteristics							
Parameter	Symbol	Conditions <u>1/</u>		Limit Min	Limit Max	Units	
Input Offset Voltage	Vos				0.15	mV	
Input Offset Current	los				0.2	nA	
Input Bias Current	I _B				±2	nA	
Input Voltage Range	IVR			±13		V	
Common-Mode Rejection	CMR	$V_{CM} = IVR$		104		dB	
Power Supply Rejection	PSRR	$V_S = \pm 5V \text{ to} \pm 15V$			7	μV/V	
Output Voltage Swing	Vo	F	$R_L = 10k\Omega$	±13		V	
Output voltage swilig		$R_L = 5k\Omega$		±10		v	
Large-Signal Voltage Gain	Avo	V . 10V	$R_L = 10k\Omega$	80)//)/	
		$V_0 = \pm 10V$	$R_L = 2k\Omega$	50		V/mV	
Supply Current	I _{SY}	No Load	$V_S = \pm 5V, \pm 15V$		0.6	mA	

Table I Notes:

 $\underline{1/}~V_S$ = ±15V, R_S = 50 $\!\Omega$, and T_A = 25 $^{\circ}C$, unless otherwise specified.

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is provided.

^{3/} For supply voltages less than -15V, the absolute maximum input voltage is equal to the supply voltage.

Table II -Electrical Characteristics for Qual Samples								
Parameter	Symbol	Conditions <u>1/</u>		Sub- groups	Limit Min	Limit Max	Units	
Input Offset Voltage	Vos			1		0.15	mV	
input onset voltage	VOS			2, 3		0.35	1111	
Input Offset Current	los			1		0.2	nA	
input Onset Current	IOS			2, 3		0.4		
				1		±2	<u> </u>	
Input Bias Current	I B			2, 3		±3	nA	
Input Voltage Range	IVR			1, 2, 3	±13		V	
C M D ' ' '		$V_{CM} = IVR$		1	104		dB	
Common-Mode Rejection	CMR			2, 3	100			
D C 1 D : .:	DCDD	$V_S = \pm 5V \text{ to } \pm 15V$		1		7	1,404	
Power Supply Rejection	PSRR			2, 3		10	μV/V	
0		$R_L = 10k\Omega$		4, 5, 6	±13		.,	
Output Voltage Swing	Vo	R _L =	=5kΩ	4, 5, 6	±10		_ v	
	Ayo	V _O = ±10V	R _L =10kΩ	4	80			
Large-Signal Voltage Gain			R _L =2kΩ	4	50		V/mV	
			R _L =5kΩ	5, 6	40			
Supply Current	Isy	No Load	V _S = ±5V, ±15V	1		0.6	mA	
,			$V_S = \pm 15V$	2, 3		0.6		

Table II Notes:

 $\underline{1/}~V_S=\pm 15V$ and RS = $50\Omega,$ unless otherwise specified.

Table III - Life Test Endpoint and Delta Parameter (Product is tested in accordance with Table II with the following exceptions)								
Test Title	6 1 1	Sub- groups	Post Burn In Limit		Post Life Test Limit		Life	11 %
	Symbol		Min	Max	Min	Max	Test Delta	Units
Input Offset Voltage V	V	1		0.225		0.3	±0.075	
	Vos	2, 3				0.5		mV
Input Offset Current		1		0.25		0.3		Λ
	los	2, 3				0.5		nA
Input Bias Current	.1	1		±2.5		±3	±0.5	
	±I _B	2, 3				±4		nA

5.0 <u>Life Test/Burn-In Information</u>

- 5.1 HTRB is not applicable for this drawing.
- 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition B or C.
- 5.3 Steady state life test is per MIL-STD-883 Method 1005.

Rev	Description of Change	Date
Α	Initiate	8-OCT-01
В	Change package from Sidebrazed DIP to DIP Change from $\pm 20V$ supply voltage to $\pm 15V$ Supply voltage for VOS, IOS, and IB on Table I and II. Change IOS from .4 to .5 nA at temp on table III	19-Dec-01
С	Update web address	Aug. 5, 2003
D	Update 1.0 Scope description.	16 Jul. 2007
Е	Update header/footer & add to 1.0 Scope description.	14 Feb. 2008
F	Adjust header/footer and remove part description on pgs.2-5 header	28 Feb. 2008
G	Add Junction Temperature (T _J)150°C to 3.3 Absolute Max. Ratings	March 28, 2008
Н	Updated Section 4.0c note to indicate pre-screen temp testing being performed.	5-JUN-2009
I	Updated fonts and sizes to ADI standards. Updated Die picture.	3-Oct-2011