

It For availability and burn-in information on SO package, contact your local sales office.

GENERAL DESCRIPTION

The OP-160 is an easy-to-use high-speed, current feedback op amp. Designed to handle large capacitive loads, the OP-160 resists unstable operation. The OP-160 combines PMI's highspeed complementary bipolar process with a current feedback

FAST SETTLING (0.01%)



Slew rate of the OP-160 is typically 1300V/µs and is guaranteed to exceed 1000V/µs. In addition, the OP-160's current feedback design has the added advantage of nearly constant bandwidth versus gain. In a gain of +1 the -3dB bandwidth is 90MHz! The OP-160 also requires only 6.5mA of supply current, a consider-

Applications using the OP-160 can be implemented with the same circuit assumptions utilized for conventional voltage feedback op amps. With its high speed and bandwidth, the OP-160 is ideal for a variety of applications including video amplifiers, RF am-

The OP-160 is an easy-to-use alternative to the AD844, AD846.

For applications requiring a high-speed, wide bandwidth dual



DRIVES CAPACITIVE LOADS



ABSOLUTE MAXIMUM RATINGS (Note 1)

~

Supply Voltage	±18V
Input Voltage	Supply Voltage
Differential Input Voltage	±1V
Inverting Input Current	±7mA Continuous
	±20mA Peak
Output Short-Circuit Duration	10 sec
Operating Temperature Range	
OP-160A (Z, RC)	55°C to +125°C
OP-160A,F (Z)	40°C to +85°C
OP-160G (P,S)	40°C to +85°C
Storage Temperature (Z, RC)	65°C to +175°C
(P, S)	65°C to +150°C
Junction Temperature (Z, RC)	65°C to +175°C
(P, S)	65°C to +150°C
Lead Temperature (Soldering, 10 sec)+300°C

PACKAGE TYPE	⊖ _{JA} (Note 2)	⊖ _{ic}	UNITS
8-Pin Hermetic DIP (Z)	148	16	°C/W
8-Pin Plastic DIP (P)	103	43	°C/W
20-Contact LCC (RC)	98	38	°C/W
8-Pin SO (S)	158	43	°C/W
Contraction of the second s	and the other states and the states of the s		and the second se

NOTES:

 Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

 Θ_{jA} is specified for worst case mounting conditions, i.e., Θ_{jA} is specified for device in socket for CerDIP, P-DIP, and LCC packages; Θ_{jA} is specified for device soldered to printed circuit board for SO package.

		(C	DP-160A/	F	(OP-1600		
PARAMETER	SYMBOL	CONDITIONS	\frown	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Otfset Voltage	Vios)	\bigcirc	Π-	2	5	-	2	5	٩
Input Bias Current	I _{В+} I _{В-}	Noninverting oput Inverting oput	())		0.2	1	7/-	0.4	1.5 30	μA
Input Bias Current Common-Mode Rejection Ratio	CMRRI _{B+} CMRRI _{B-}	V _{CM} = ±11V Noninverting Input Inverting Input	\mathcal{Y}		40	75	-	7 50 40	J125 125	nA/V
Input Bias Current Power Supply Rejection Ratio	PSRRI _{B+} PSRRI _{B-}	V _S = ±9V to ±18V Noninverting Input Inverting Input			20	5	1	1.5 25	10	
Common-Mode Rejection	CMR	V _{CM} ≖ ±11V		60	65	-	60	65		dB
Power Supply Rejection	PSR	V _S = ±9V to ±18V		74	80	-	74	80	-	ď₿
Open-Loop Transimpedance	R _T	$R_{L} = 500\Omega$ $V_{O} = \pm 10V$		3	4	-	3	4	-	MΩ
nput Voltage Range	IVR	(Note 1)		±11		-	±11	-		v
Dutput Voltage Swing	vo	R _L = 500Ω		±11	-		±11	-	-	v
Dutput Current	1 ₀	$V_0 = \pm 10V$		±35	+60/-45	-	±35	+60/-45		mA
Supply Current	I _{SY}	No Load		-	6.5	8	-	6.5	8	mA
		$A_V = \pm 1, V_O = \pm 10V,$ $R_L = 500\Omega$. Test at $V_O = \pm 5V$	All Grades	-	1300	-	-	1300		
slew Rale	SR	$A_{11} = +2, V_{12} = \pm 10V.$	OP-160A	1000	1300	-		na		V/µs
		B = 5000 Testat V = +5V	OP-160F	800	1300	-	-			

				0	P-160A	/F		OP-160	G	
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Rise Time	t_	A _V = +1	V_ = +100mV	-	4	-	-	4	-	0.5
	-R	$A_V = -1$	-8	-	6.4	-	-	6.4	-	
		-3dB Point	$A_V = -1$	-	55	-	-	55	-	
-3dB Bandwidth	BW	$B_{\rm c} = 500\Omega$	$A_V = +1$		90	-	-	90	-	MHz
			$A_V = +2$		65	-	-	65	-	
		$A_V = -1$, 10V Step								
Settling Time	t _s	0.01%		-	125	-	-	125	_	05
		0.1%		-	75	-	-	75	-	113
Input Capacitance	CIN	Noninverting Input		-	4	-	-	4	-	pF
Innut Desistance	D	Noninverting Input		-	17			10	-	MΩ
Input Resistance	RIN	Inverting Input		-	60	-	-	60	-	Ω
Voltage Noise Density	en	f = 1kHz		-	5.5	-	=	5.5	-	nV/√Hz
		f = 1 kHz								
Current Noise		Noninverting Input		-	5	-	-	5	-	nA/ /Lin
Density	\smile	Inverting Input		-	20	-	-	50	-	pavv Hz
Total Harmonic Distortion	THD	$f = 1$ kHz, $A_{v} = +4$ $V_{o} = 2V_{MS}$, $R_{L} = 50$			0.004	-		0.004	-	%
Differential Gain	\bigcirc	$f = 3.58MHz$ $A = + R_{t} = 500\Omega$	(()))//	-	0.04	F	-	0.04	-	%
Differential Phase		f = 3.58MHz $A_V = +1, R_L = 500\Omega$	\bigcirc	-/	0.04			0.9 4	-	degrees
Disable Supply Current	Isy DIS	DISABLE = 0V No Load		$\overline{}$	2.3	<i>└</i>	TF	2.7	\bigwedge	- hA
NOTE: 1. Guaranteed by CN	IR test.									

ELECTRICAL CHARACTERISTICS at $V_s = \pm 15V$, $V_{CM} = 0V$, $R_F = 820\Omega$, $T_A = +25^{\circ}C$, unless otherwise noted. *Continued*

ELECTRICAL CHARACTERISTICS at $V_s = \pm 15V$, $V_{CM} = 0V$, $R_F = 820\Omega$, $-55^{\circ}C \le T_A \le +125^{\circ}C$, for the OP-160A, unless otherwise noted.

					OP-160A		
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Offset Voltage	VIOS			-	3	8	mV
Average Input Offset Voltage Drift	TC _{vos}			_	10	_	μV/°C
Input Bias Current	1 ₈₊ 1 ₈₋	Noninverting Input Inverting Input		-	0.35 12	2 30	μА
Input Bias Current Common- Mode Rejection	CMRRI _{B+} CMRRI _{B-}	V _{CM} = ±10V Noninverting Input Inverting Input		-	55 45	150 150	nA/V
Input Bias Current Power Supply Rejection Ratio	PSRRI _{B+} PSRRI _{B-}	V _S = ±9V to ±18V Noninverting Input Inverting Input		-	2 40	10 100	nA/V
Common Mode Rejection	CMR	V _{CM} = ±10V		56	60	-	dB
Power Supply Rejection	PSR	$V_c = \pm 3V$ to $\pm 18V$		70	76		dB
Oper Loop Transim pedan ce	R _T	$P = \frac{559\Omega}{V_0}$ $V_0 = \pm 10V$		1.75	3	-	MΩ
Input Voltage Range	- WR	(Note))		±10			V
Output Voltage Swing	vo	R _L = 500Ω	\Box	±10			V
Supply Current	ISY	No Load			6.75	9	Am
NOTE: Guaranteed by CMR test	l.						

ELECTRICAL CHARACTERISTICS at V_S = ±15V, V_{CM} = 0V, R_F = 820 Ω , -40°C ≤ T_A ≤ +85°C, for the OP-160F/G, unless otherwise noted.

			OP-160	F	C	P-1600	G	
SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vios		-	2.75	8	-	2.75	8	mV
TCV _{OS}			10	-	-	10	-	µV/°C
I _{В+} I _{В-}	Noninverting Input Inverting Input	-	0.3 10	2 30	-	0.5	3 40	μА
CMRRI _{B+} CMRRI _{B-}	V _{CM} = ±10V Noninverting Input Inverting Input		45 35	150 150	-	55 45	250 250	nA/V
PSRRI ₈₊ PSRRI ₈₋	V _S = ±9V to ±18V Noninverting Input Inverting Input		1.5 30	10 100	-	2.5 3.5	20 150	nA/V
	V _{CM} ±10V	56	62	-	56	62		dB
SR	V = ±9V to ±18V		80	-	70	80	-	dB
	$\int_{0}^{1} \frac{1}{2} \int_{0}^{1} $	1.75	3		1.75	3	-	Ms2
IVR	(Note 1)	±10	1-1	_	L=19			V
v _o	R _L = 500Ω	In	TE		±10	-	IE	
I _{SY}	No Load, Both Amplifiers	-	6.75	9	-	6.75	<u></u>	→ mA
	SYMBOL V _{IOS} TCV _{OS} I _{B+} I _{B-} CMRRI _{B+} CMRRI _{B+} CMRRI	SYMBOL CONDITIONS V_{IOS} TCV _{OS} I_{B+} Noninverting Input I_{B-} Inverting Input $V_{CM} = \pm 10V$ CMRRI _{B+} CMRRI _{B+} Noninverting Input CMRRI _{B+} Inverting Input PSRRI _{B+} Inverting Input PSRRI _{B+} Inverting Input PSRRI _{B+} Inverting Input CMR V _{CM} ± 10V PSRRI _{B+} Inverting Input PSRRI _{B+} Inverting Input PSRRI _{B+} Inverting Input V _{CM} ± 10V V _S = ±9V tp ± 18V PSRRI _{B-} Inverting Input V _{CM} = ±10V V _O = ±10V V _O R _L = 500Ω IVR (Note 1) V _O R _L = 500Ω I _{SY} Both Amplifiers	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SYMBOL CONDITIONS MIN TYP MAX MIN V_{IOS} - 2.75 8 - TCV_{OS} - 10 - - I_{B+} Noninverting Input - 0.3 2 - I_{B-} Inverting Input - 10 30 - $V_{CM} = \pm 10V$ - 10 30 - CMRRI _{B+} Noninverting Input - 45 150 - CMRRI _{B+} Inverting Input - 35 150 - VS = ±9V to ±18V - - 30 100 - PSRRI _{B+} Noninverting Input - 1.5 10 - PSRRI _{B+} Noninverting Input - 30 100 - CHR V_CM ±10V 56 62 - 56 PSRI_B- Inverting Input - 1.75 1.75 1.75 IVR (Note 1) ±10 - <td>SYMBOL CONDITIONS MIN TYP MAX MIN TYP V_{IOS} - 2.75 8 - 2.75 TCV_{OS} - 10 - - 10 I_{B+} Noninverting Input - 0.3 2 - 0.5 I_{B-} Inverting Input - 10 30 - 15 CMRRI_{B+} Noninverting Input - 45 150 - 55 CMRRI_{B+} Inverting Input - 35 150 - 45 VS = ±9V to ±18V - - 30 100 - 3.5 CMRRI_{B+} Noninverting Input - 1.5 10 - 2.5 PSRRI_{B+} Noninverting Input - 30 100 - 3.5 CNR $V_{CM} \pm 10V$ 56 62 - 56 62 SR $V_{CM} \pm 10V$ 56 62 - 56 62<td>SYMBOL CONDITIONS MIN TYP MAX MIN TYP MAX V_{IOS} - 2.75 8 - 2.75 8 TCV_{OS} - 10 - - 10 - I_{B+} Noninverting Input - 0.3 2 - 0.5 3 I_{B-} Inverting Input - 10 30 - 15 40 V_{CM} = ±10V - - 0.5 250 - 55 250 CMRRI_{B+} Noninverting Input - 45 150 - 55 250 V_S = ±9V to ±18V - - 30 100 - 3.5 150 PSRRI_{B+} Noninverting Input - 1.5 10 - 2.5 20 PSRRI_{B+} Noninverting Input - 30 100 - 3.5 150 CMR B_B+ Notionetring Input - 1.75 3</td></td>	SYMBOL CONDITIONS MIN TYP MAX MIN TYP V_{IOS} - 2.75 8 - 2.75 TCV _{OS} - 10 - - 10 I_{B+} Noninverting Input - 0.3 2 - 0.5 I_{B-} Inverting Input - 10 30 - 15 CMRRI _{B+} Noninverting Input - 45 150 - 55 CMRRI _{B+} Inverting Input - 35 150 - 45 VS = ±9V to ±18V - - 30 100 - 3.5 CMRRI _{B+} Noninverting Input - 1.5 10 - 2.5 PSRRI _{B+} Noninverting Input - 30 100 - 3.5 CNR $V_{CM} \pm 10V$ 56 62 - 56 62 SR $V_{CM} \pm 10V$ 56 62 - 56 62 <td>SYMBOL CONDITIONS MIN TYP MAX MIN TYP MAX V_{IOS} - 2.75 8 - 2.75 8 TCV_{OS} - 10 - - 10 - I_{B+} Noninverting Input - 0.3 2 - 0.5 3 I_{B-} Inverting Input - 10 30 - 15 40 V_{CM} = ±10V - - 0.5 250 - 55 250 CMRRI_{B+} Noninverting Input - 45 150 - 55 250 V_S = ±9V to ±18V - - 30 100 - 3.5 150 PSRRI_{B+} Noninverting Input - 1.5 10 - 2.5 20 PSRRI_{B+} Noninverting Input - 30 100 - 3.5 150 CMR B_B+ Notionetring Input - 1.75 3</td>	SYMBOL CONDITIONS MIN TYP MAX MIN TYP MAX V_{IOS} - 2.75 8 - 2.75 8 TCV _{OS} - 10 - - 10 - I_{B+} Noninverting Input - 0.3 2 - 0.5 3 I_{B-} Inverting Input - 10 30 - 15 40 V _{CM} = ±10V - - 0.5 250 - 55 250 CMRRI _{B+} Noninverting Input - 45 150 - 55 250 V _S = ±9V to ±18V - - 30 100 - 3.5 150 PSRRI _{B+} Noninverting Input - 1.5 10 - 2.5 20 PSRRI _{B+} Noninverting Input - 30 100 - 3.5 150 CMR B_B+ Notionetring Input - 1.75 3

DICE CHARACTERISTICS

DIE SIZE	0.071 x 0.099 inc. 80 x 2.52 mm, 4.5	sh, 7,029 sq. mils 64 sq. mm)	1. V _{OS} NU 2. –IN 3. +IN 4. V– 5. V _{OS} NU 6. OUT 7. V+ 8. DISABI	ULL TE	
WAFER TEST LIMIT	s at vs ±19V,	$V_{CI} = 820\Omega, T$	$_{A}$ = +25°C, unless othe	erwise noted.	
PARAMETER	SYMBOL _	CONDICIONS	$) \Box$	OP-160GBC LIMITS	UNITS
Input Offset Voltage	VIOS	\bigcirc		5	mV MAX
Input Bias Current	1 ₈₊ 1 ₈₋	Noninverting Input Inverting Input		30	μΑ ΜΑΧ
Input Bias Current Common- Mode Rejection Ratio	CMRRI _{B+} CMRRI _{B-}	V _{CM} = ±11V Noninverting Input Inverting Input		125	nAV MAX
Input Bias Current Power Supply Rejection Ratio	PSRRI ₈₊ PSRRI ₈₋	V _S = ±9V to ±18V Noninverting Input Inverting Input		10 75	ALV MAX
Comman-Made Rejection	CMR	$V_{CM} = \pm 11V$		60	dB MIN
Power Suppiy Rejection	PSR	$V_{S} = \pm 9V$ to $\pm 18V$		74	dB MIN
Open-Loop Transimpedance	R _T	$R_L = 500\Omega$ $V_O \approx \pm 10V$		3	ΜΩ ΜΙΝ
Input Voltage Range	IVR			±11	V MIN
Output Voltage Swing	v _o	R _L = 500Ω		±11	V MIN
Supply Current	I _{SY}	No Load		8	mA MAX

NOTES:

1. Guaranteed by CMR test.

Electrical tests are performed at waler probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS Continued



±5

±10

SUPPLY VOLTAGE (VOLTS)

±15

±20

0 10 20 30 40 50 60

OP-160

TYPICAL PERFORMANCE CHARACTERISTICS Continued



-15 -10 -5 0 5 10 15 -20 COMMON-MODE VOLTAGE (VOLTS)

±OUTPUT CURRENT (mA)

TYPICAL PERFORMANCE CHARACTERISTICS Continued



amplifier'

betw

"inp

en

the noninv

The OP-160 employs a unique circuit topology that sets it apart from conventional op amps. By using a transimpeoance amplifier configuration, the OP-160 provides substantial improvements in bandwidth and slew rate over voltage feedback op amps. Figure 1 compares models of these two different amplifier configurations.

A voltage feedback op amp multiplies the differential voltage at its inputs by its open-loop gain. The feedback loop forces the output to a voltage that, when divided by R_1 and R_2 , equalizes the input voltages. Unlike a voltage feedback op amp, which has input buffer that converts the buffer output current into a linearly proportional amplifier output vollage. The current feedback amplifier loop works in the following fashion (Figure 1b). As the noninverting input voltage rises, the in-

verting input follows and the buffer sources current through R.

rting and inverting

or out of the investing input. A transimpedance stage ollows the

t" is in reality a low impedance output. Current car

s input stage consists of a unity-gain voltage buffer

Thei

verting

n flow into

nputs.



FIGURE 1: The conventional op amp (a) can be modelled as a voltage-controlled voltage source. In contrast, the current feedback op amp (b), resembles a current-controlled voltage source.

This current, multiplied by the transimpedance stage, causes the amplifier's output voltage to rise until the current flowing into R_2 from the amplifier's output equalizes the current through R_1 , replacing the buffer's output current. At steady state, only a very small buffer output current must flow to sustain the proper output voltage. The ratio $(1 + R_2/R_1)$ determines the closed-loop gain of the circuit. The result is that when designing with current feedback amplifiers the familiar op amp assumptions can still be used for circuit analysis:

- The voltage across the inputs equals zero.
- 2. The current into the inputs equals zero.

BANDWIDTH VERSUS GAIN

A unique feature of the current feedback amplifier design is that the closed-loop bandwidth remains relatively constant as a function of closed-loop gain. Voltage feedback op amps suffer from a bandwidth reduction as closed-loop gain increases, as guantified by the gain-bandwidth product (GBWP). This is illustrated in Figure 2 which shows the frequency response of the OP-160 for various closed-loop gains and the frequency response of a voltage feedback op amp with a gain-bandwidth product of 300/Hz. The bandwidth of the OP-100 is much less dependent upon closed-loop gain than the voltage feedback op



FIGURE 2: Frequency response of the OP-160 when connected in various closed-loop gains with $R_F = 820\Omega$ and $R_L = 100\Omega$. Note that the frequency response of the OP-160 does not follow the asymptotic roll-off characteristic of a voltage feedback op amp.

FEEDBACK RESISTANCE AND BANDWIDTH

The closed-loop frequency response of the OP-160 shown in Figure 2 applies for a fixed feedback resistor of 820Ω . The frequency response of a current feedback amplifier is primarily dependent on the value of the feedback resistor value. The design of the OP-160 has been optimized for a feedback resistance of 820Ω . By holding the feedback resistor value constant, the -3dB frequency point will also remain constant within a moderate range of closed-loop gain.



FIGURE 3: Simple frequency response model of the current feedback amplifier.

The model shown in Figure 3 can be used to determine the frequency response of a current feedback amplifier. With this model, the frequency response dependency on the value of the feedback resistance is easily seen.



Combining these equations yields:

$$V_{OUT} = \left[\left(\frac{V_{IN} \left(\frac{R_2}{R_{INV}} \right) + V_{OUT}}{1 + \frac{R_2}{R_1} + \frac{R_2}{R_{INV}}} \right) \left(\frac{1}{R_1} + \frac{1}{R_2} \right) - \frac{V_{OUT}}{R_2} \right] \frac{R_T}{1 + sR_TC_C}$$

If the transimpedance of the amplifier, R_T , is » R_2 and R_{INV} , then the transfer function may be simplified to:

$$\frac{V_{OUT}}{V_{IN}} \approx \frac{1 + \frac{H_2}{R_1}}{1 + s \left[R_2 + \left(1 + \frac{R_2}{R_1}\right)R_{INV}\right]C_C}$$

The transfer function shows that the dominant closed-loop pole is mainly dependent on the value of the feedback resistance, $R_{\rm 2}$, and the internal compensation capacitor, $C_{\rm c}$. For example, at unity gain, where $R_{\rm 1}$ is infinite, $R_{\rm 2}$ determines the -3dB frequency.

$$\frac{V_{OUT}}{V_{IN}} \approx \frac{1}{1 + sR_2 C_C}$$
$$f_{-3dB} = \frac{1}{2\pi R_2 C_C}$$

where R2 » RINV

For higher gains, the -3dB frequency is determined by R_2 plus the output resistance of the buffer, R_{INV} (typically 60 Ω), which is multiplied by the closed-loop gain. As the closed-loop gain increases, the multiplying effect on R_{INV} becomes dominant, causing the bandwidth to decrease. However, the closed-loop bandwidth of a current feedback amplifier still far exceeds that of a voltage feedback op amp for moderate values of gain.

Figure 4 shows the effect of the feedback resistance on the bandwidth of the OP-160 for various closed-loop gains.

SLEW RATE AND GAIN

The simplified schematic in Figure 5 shows the three stages of the OP-160. The input stage consists of a unity-gain emitter-follower amplifier. Q_5 and Q_6 form a class AB output stage at the inverting input which can source or sink current. The current flowing through the inverting input is sensed by the top current mirror, formed by Q_7 , Q_9 , and Q_{10} , or the bottom current mirror, formed by Q_8 , Q_{11} , and Q_{12} . When the buffer sources current to a load, current flows out of the inverting input, increasing Q_5 's collector current and causing more current to flow through Q_9 .



FIGURE 4: Bandwidth will vary with feedback resistance. Peaking increases as the feedback resistance is decreased. $R_F = 820\Omega$ is the recommended value. All graphs are normalized to 0dB.



FIGURE 6: Slew rate of the OP-160 in noninverting (a) and inverting (b) configurations.

and Q_{15} . This increases the base drive to the output transistor Q_{17} . Simultaneously, the increased current in Q_9 drives Q_{13} which reduces base drive to the complementary output transistor Q_{16} . This push-pull action produces a very fast output slew rate. For a small voltage step, the OP-160's slew rate is dependent on the available current from the two current sources (I_A and I_B) that drive Q_5 and Q_6 .

To increase the slew rate, transistors Q_1 and Q_2 have been added to boost the base drive to Q_5 and Q_6 . In low gains, a large input step will turn on Q_1 or Q_2 increasing the slew rate dramatically as illustrated in Figure 6.



DRIVING CAPACITIVE LOADS

The OP-160 is capable of driving capacitive loads at high speed. Output stage compensation is used to reduce the effects of capacitive loading. With low capacitive loads, the gain from the compensation node to the output is unity and C_0 does not contribute to the overall compensation. As the load capacitance is increased, a pole is formed with the output resistance of the amplifier. The gain is reduced and C_0 begins to contribute to the overall compensation capacitance leading to a reduction in bandwidth. As the load capacitance is increased, the bandwidth is further reduced and the amplifier remains stable. Figure 7 shows the OP-160 in a gain of +1 and -1 driving a 1000pF load without any sign of oscillation. Table 1 shows the effects of capacitive load on the -3dB bandwidth for $A_V = -1$.

TABLE 1: -3dB Bandwidth vs. Capacitive Load; $A_v = -1$, $R_F = 820\Omega$, $R_1 = 500\Omega$, $V_S = \pm 15V$.

CAPACITANCE (pF)	-3dB BANDWIDTH (MHz)
0	55
20	55
50	50
75	48
100	40
200	24
500	13
1000	9

AMPLIFIER NOISE PERFORMANCE

Simplified noise models of the OP-160 in the noninverting and inverting amplifier configurations are shown in Figure 8. All resisters are assumed to be noiseless.

For the noninverting amplifier, the equivalent input voltage

referred to the input, is: noise EN= + en where E_{N} total input referred noise = amplifier voltage noise e_n = noninverting input current noise Inn = inverting input current noise R_s = source resistance $A_{VCL} = closed loop gain = 1 + R_{p}/R_{1}$



FIGURE 8: Simplified noise models for the OP-160 in noninverting (a) and inverting (b) gain.

For the inverting amplifier, the equivalent input voltage noise, referred to the input, is:

$$E_{N} = \sqrt{e_{n}^{2} \left(\frac{1 + |A_{VCL}|}{|A_{VCL}|}\right) + \frac{(R_{2} i_{ni})^{2}}{|A_{VCL}|}}$$
assuming R_S « R₁. A_{VCL} = closed-loop gain = -R₂/R₁.

Typical values @ 1kHz for the noise parameters of the OP-160 are:

 $e_n = 5.5 nV/\sqrt{Hz}$ $i_{nn} = 5pA/\sqrt{Hz}$

$$= 20 \text{pA}/\sqrt{\text{Hz}}$$

0.1µF bypass capacitor are recommended for each supply, as shown in Figure 9, and will provide adequate high-frequency bypassing in most applications. The bypass capacitors should be placed at the supply pins of the OP-160. As with all high frequency amplifiers, circuit layout is a critical factor in obtaining optimum performance from the OP-160. Proper high-frequency layout reduces unwanted signal coupling in the circuit. When breadboarding a high-frequency circuit, use direct point-topoint wiring, keeping all lead lengths as short as possible. Do not use wire-wrap boards or "plug-in" prototyping boards.



FIGURE 10: High-Speed Settling Time Fixture (for 0.1 and 0.01%)



FIGURE 11: Settling Time Performance of the OP-160 to 0.1% (a) and 0.01% (b) $A_{y} = -1$

SETTLING TIME

Settling time is the time between when the input signal begins to change and when the output permanently enters a prescribed error band. Figure 10 illustrates the artificial summing node test configuration, used to characterize the OP-160 settling time. The OP 160 is set in a gain of F1 with a 10V step input. The error bands on the output are 5mV and 0.5mV, respectively, for 0.1% and



FIGURE 12: Transient Output Impedance Test Fixture

The test circuit, built on a copper clad circuit board, has a FET input stage which maintains extremely low loading capacitance at the artificial sum node. Preceding stages are complementary emitter follower stages, providing adequate drive current for a 50 Ω oscilloscope input. The OP-97 establishes biasing for the input stage, and eliminates excessive offset voltage errors.

TRANSIENT OUTPUT IMPEDANCE

Settling characteristics of operational amplifiers also includes an amplifier's ability to recover, i.e., settle, from a transient current output load condition. An example of this includes an op amp driving the input from a SAR type A/D converter. Although the comparison point of the converter is usually diode clamped, the input swing of plus-and-minus a diode drop still gives rise to a significant modulation of input current. If the closed-loop output impedance is low enough and bandwidth of the amplifier is sufficiently large, the output will settle before the converter makes a comparison decision which will prevent linearity errors or missing codes.

Figure 12 shows a settling measurement circuit for evaluating recovery from an output current transient. An output disturbing current generator provides the transient change in output load current of 1mA. As seen in Figure 13, the OP-160 has extremely fast recovery of 80ns, (to 0.01%), for a 1mA load transient. The performance makes it an ideal amplifier for data acquisition systems.



FIGURE 13: *OP-160's Extremely Fast Recovery Time from a* 1mA Load Transient to 1mV (0.01%)



VIN O

LOGIC GATE WITH OPEN COLLECTOR/DRAIN

OUTPUT

OP-160

OVOUT



OP-160

2N2222

Ċ

O VOUT

VIN O

2V

ov

5kO



takes 200µs to reach ground. The turn-on time is much quickerthan the turn-off time. In this situation as the input to the inverter falls its output rises, returning the OP-160 to normal operation. The amplifier's output reaches its proper output voltage in 450ns.

OVERDRIVE RECOVERY

Figure 19 shows the overdrive recovery performance of the OP-160. Typical recovery time is 120ns from positive and negative overdrive.

APPLICATIONS

NONINVERTING AMPLIFIER

The OP-160 can be used as a voltage-follower or noninverting amplifier as shown in Figure 20. A current feedback amplifier in this configuration yields the same transfer function as a voltage feedback op amp:

$$\frac{V_{OUT}}{V_{IN}} = 1 + \frac{R_2}{R_1}$$

Remember to use a 820Ω feedback resistor in voltage-follower applications.

In noninverting applications, stray capacitance at the inverting input of a current feedback amplifier will cause peaking which will increase as the closed-loop gain decreases. The gain setting resistor, R_1 , is in parallel with this stray capacitance creating a zero in the







FIGURE 20: The OP-160 as a voltage follower or noninverting amplifier.

closed-loop response. For large noninverting gains, R_1 is small, creating a very high-frequency open-loop pole which has limited effect on the closed-loop response. As the noninverting gain is decreased, R_1 becomes larger and the stray zero becomes lower in frequency, having a much greater effect on the closed-loop response. To reduce peaking at low noninverting gains, place a series resistor, R_C , in series with the noninverting input as shown in Figure 20. This resistor combines with the stray capacitance at the noninverting input to form a low-pass filter that will reduce the peaking. The value of R_C should be determined experimentally in the actual PCB layout. Less peaking will occur in inverting gain configurations since the inverting input is a virtual ground which forces a constant voltage across the stray capacitance.

A common practice to stabilize voltage feedback op amps is to use a capacitor across the feedback resistance. This creates a zero in the voltage feedback amplifier response to offset the loss of phase margin due to a parasitic pole. In current feedback amplifiers, this echnique will cause the amplifier to become unstable because the closed-loop pandwight will increase beyond the stable operating

quency. fre INVERTING AMPLIFIER Ne OP-160 is also capable erting amplifier of operation as (see Figure 21). The transfer ful uit is ction of this cir

(see Figure 21). The transfer function of this circuit is identical to that using a voltage feedback or antip: $V_{OUT} = -\frac{R_2}{2}$

R VIN



FIGURE 21: The OP-160 as an inverting amplifier.

USING CURRENT FEEDBACK OP AMPS IN INTEGRATOR APPLICATIONS

The small-signal model of a current feedback op amp shown earlier in Figure 3 assumes a non-varying value of feedback impedance. A non-varying feedback impedance ensures that the bandwidth of the amplifier does not extend beyond its 180° phase shift point and create unwanted oscillations. In integrator circuits, the feedback element is a capacitor whose impedance does vary with frequency. By definition then, integrator applications using current feedback amplifiers should be unstable. However, a simple trick, shown in Figure 22, enables highspeed, wide bandwidth current feedback op amps to be used in integrator applications.

Resistor R_F is placed between an artificial sum node and the inverting input of the amplifier. This resistor maintains a minimum value of feedback impedance over all frequencies. At high signal frequencies, the integrator capacitor, C_1 , is a short circuit; the feedback impedance is equal to R_F only and the amplifier has maximum bandwidth. At low frequencies, C_1 adds to the overall feedback impedance. This lowers the amplifier's bandwidth but not enough to affect the integrator's performance.



FIGURE 22: An Integrator Using a Current Feedback Op Amp

Figure 23 shows the gain and phase performance of the integrator. The integrator has the desired one-pole response for signal frequencies

 $f_{\rm C} >> 1/(2\pi R_{\rm p} C_{\rm 1}) \approx 16 \text{kHz}.$

A more strenuous test of integrator performance is the pulse response, Ideally, this should be a linear ramp. The current feedback integrator's pulse response is exhibited in Figure 24. The response closely approximates the ideal linear ramp.





FIGURE 24: Pulse response of the current feedback integrator. f = 2MHz.

ACHIEVING FLAT GAIN RESPONSE WITH CURRENT FEED-BACK OP AMPS

In high-performance systems, flat gain response is often reguired. Current feedback op amps provide wide bandwidth performance but even these may not fulfill the gain flatness requirements of some systems.

Current feedback op amps exhibit both gain roll-off and peaking as shown in Figure 25. Peaking is primarily due to parasitic



FIGURE 25: Gain roll-off and peaking of current feedback amplifiers is dependent upon a number of factors including loading and parasitic capacitance.



FIGURE 26: A current feedback op amp configured for noninverting gain. Parasitic capacitances affecting gain are also shown.

capacitance; gain roll-off is determined by the amount and type of load on the amplifier. Peaking is controlled by careful layout and circuit design; however, its cause can provide a method of improving gain flatness over a desired frequency range.

Consider the noninverting amplifier of Figure 26. The gain equals:

$$1 + \frac{R_2}{R_1 / Z_{(C_C / C_S)}}$$

and at low frequencies

$$A_V = 1 + \frac{R_2}{R_1} = 1 + \frac{910\Omega}{910\Omega} = 2$$

.

At higher frequencies the gain increases or peaks due to the effect of the parasitic capacitance, $C_{\rm S}$, on the gain equation. Any capacitance at the inverting input will create a zero in the amplifier's response. This fact can be used to compensate for gain roll-off due to loading on the amplifier.

Begin by measuring or estimating the amplifier's -6dB point (this is the frequency at which the output signal is half its original amplitude). This can be easily determined from a network analyzer plot of the amplifier's frequency performance. From this the amount of capacitance, C_C , which will double the gain at the -6dB frequency and restore the original gain, can be determined.

From the -6dB frequency, C_c can be calculated:



Figure 27 is an expanded scale plot of the gain performance of the compensated amplifier at $A_v = +2$. Gain performance is flat to ±0.1dB out to beyond 9MHz. For low gains ($A_v \le 5$) peaking



FIGURE 27: Expanded Gain/Frequency Graph of the Compensated Amplifier, $A_v = +2$

will be increased. At higher gains, gain flatness can be significantly improved without gain peaking. Figure 28 depicts the OP-160 with $A_v = +10$. In this example $f_{-6dB} \approx 22$ MHz so,

$$C_{S} = 9pF + \frac{1}{2\pi(91\Omega)22MHz} + \frac{1}{2\pi(820\Omega)22MHz}$$

The nearest standard capacitor value is 100pF.

Gain performance is flat to 0.5dB to 30MHz and the amplifier's –3dB point is 38MHz. This gives the amplifier an effective gainbandwidth of 380MHz! Compensating the OP-160 does not effect the pulse response as shown in Figure 29.



FIGURE 28: Gain/frequency graph for the compensated amplifier, $A_v = +10$, showing the effect of the compensation capacitance, C_c , on gain flatness.



FIGURE 29: Pulse Response of the OP-160 in a Gain of +10 Compensated for Gain Flatness

OP-160 SPICE MACRO-MODEL

Figures 30 and 31 show the SPICE macro-model for the OP-160 high-speed, current feedback operational amplifier. This model was tested with, and is compatible with PSpice* and HSpice**. The schematic and net-list are included here so that the model can easily be used. This model uses a unique current feedback topology to accurately model both the AC and DC characteristics of the OP-160. In addition, this model can accommodate any number of poles and zeros to further shape the AC response.

The OP-160 SPICE macro-model uses four BJT transistors to create the input buffer as in the actual device. However, the rest of the model contains only ideal linear elements and ideal diodes to model the OP-160's behavior. Using only four transistors reduces simulation time and simplifies model development. It simulates important DC parameters such as V_{OS} , I_B , CMR, V_O and Isy. AC parameters such as slew rate, open-loop transimance and phase response and CMR changes with freoed are also simulated by the model. In addition, the model αι ludes the change in nput bias current with varying commonin m de and power supply voltages. Both output swing and supply are accurately modelled. CU

One aspect of the OF-160's behavior is that shew rate varies with closed-loop gain. Slew rate of the basic model is set to the typical values for the OP-160 in a gain of +1. For other gains, the

rising and falling slew rates can be adjusted by varying the values of V_1 and V_2 in the model. Slew rates for various gains can be determined from Figures 6a and 6b.

Rising Slew Rate =
$$\frac{V_1 + 0.6V}{(1k\Omega)(5pF)}$$

Falling Slew Rate = $\frac{V_2 + 0.6V}{(1k\Omega)(5pF)}$

To keep the OP-160 model as simple as possible and thus save computer and development time, not all features of the op amp were modelled as listed below:

– PSR

- Crosstalk

- No limits on power supply voltages
- Maximum input voltage range
- ~ Temperature effects (i.e., model parameters are assumed at 25°C)
- Input noise voltage and current sources
- Parameter variations for Monte Carlo analysis (i.e., all parameters are typical only)

These parameters are considered second-order effects and are not considered necessary for circuit simulation under normal operating conditions. However, users can easily add these functions as needed.

* PSpice is a registered trademark of MicroSim Corporation. ** HSPICE is a tradename of Meta-Software, Inc.



FIGURE 30: OP-160 SPICE Model



FIGURE 31: OP-160 SPICE Net-List