

Dual Precision JFET-Input Operational Amplifier

OP215

1.0 SCOPE

This specification documents the detailed requirements for Analog Devices space qualified die including die qualification as described for Class K in MIL-PRF-38534, Appendix C, Table C-II except as modified herein.

The manufacturing flow described in the STANDARD DIE PRODUCTS PROGRAM brochure at <u>http://www.analog.com/marketSolutions/militaryAerospace/pdf/Die_Broc.pdf</u> is to be considered a part of this specification.

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/OP215

- 2.0
 Part Number. The complete part number(s) of this specification follow:

 <u>Part Number</u>
 <u>Description</u>

 OP215-000C
 Dual Precision JFET-Input Operational Amplifier

 OP215R000C
 Radiation Tested Dual Precision JFET-Input Operational Amplifier
- **3.0** Die Information
 - 3.1 Die Dimensions

Die Size	Die Thickness	Bond Pad Metalization		
75 mil x 110 mil	19 mil ± 2 mil	Al/Cu		

3.2 Die Picture



ASD0012876

Rev. F

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com

Fax: 781.326.8703 © 2009 Analog Devices, Inc. All rights reserved.

OP215

3.3 Absolute Maximum Ratings <u>1/</u>

Supply Voltage (V _s)	±22V
Differential Input Voltage	±40V
Input Voltage (V_{IN}) <u>2/</u>	.±20V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	65°C to +150°C
Junction Temperature (T _J)	.+150°C
Ambient Operating Temperature	55°C to +125°C

Absolute Maximum Ratings Notes:

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2/ Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply.

4.0 Die Qualification

In accordance with class-K version of MIL-PRF-38534, Appendix C, Table C-II, except as modified herein.

(a) Qual Sample Size and Qual Acceptance Criteria – 10/0

(b) Qual Sample Package - DIP

(c) Pre-screen electrical test over temperature performed post-assembly prior to die qualification.

Table I - Dice Electrical Characteristics						
Parameter	Symbol Conditions <u>1/</u>		Limit Min	Limit Max	Units	
Input Offset Voltage	V _{IO}	$R_{\rm S} = 50\Omega$		± 1	mV	
Input Offset Current	I _{IO}			±50	pА	
Input Bias Current	I _{IB}			±100	pА	
Large Signal Voltage Gain	A _{VO}	$V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	150		V/mV	
Output Voltage Swing	Vo	$R_L \ge 2k\Omega$	± 11		V	
Supply Current	Is	$V_0 = 0 V$		8.5	mA	
Slew Rate	SR	$A_{VCL} = +1, RL \ge 2k\Omega,$ $C_L = 100pF$	10		V/µs	
Common-Mode Rejection Ratio	CMRR	$V_{CM} = IVR$	86		dB	
Power Supply Rejection Ratio	PSRR	$V_{\rm S} = \pm 10 \text{V}$ to $\pm 16 \text{V}$		51	$\mu V/V$	
Input Voltage Range	IVR		±10.2		V	

Table I Notes:

 $\underline{1/V_{S}} = \pm 15V$, $V_{CM} = 0$ V, and $T_{A} = \pm 25^{\circ}C$, unless otherwise specified.

Table II - Electrical Characteristics for Qual Samples								
Parameter	Symbol	Cond 1	itions /	Sub- groups	Limit Min	Limit Max	Units	
Input Offset Voltage	V	$R_{\rm S} = 50\Omega$		1		±1		
input Offset Voltage	V IO			2,3		±2	mV	
			M, D, L, R	1		±3		
Input Offset Current 2/	T	$T_{J} = +25^{\circ}$	°C, -55°C	1, 3		±50	pА	
Input Offset Current $2/$	110	$T_J = +$	125°C	2		± 8	nA	
			M, D, L, R	1		±300	pА	
Innut Dieg Current 2/	т	$T_{\rm J} = +25^{\circ}$	°C, -55°C	1, 3		±100	pА	
mput Blas Current $\frac{27}{2}$	IIB	$T_J = +$	125°C	2		±10	nA	
			M, D, L, R	1		±6	ПА	
Larga Signal Valtaga Gain	A _{VO}	$V_{OUT} = \pm 10V, R_L \ge 2k\Omega$		4	150		V/mV	
Large Signar Voltage Gam				5,6	30			
			M, D, L, R	1	10			
Output Voltage Swing 2/	$R_L \ge 2k\Omega$		2kΩ	4	±11		V	
Output Voltage Swillg <u>5</u> /	V O	v_0 $R_L \ge 10k\Omega$		5, 6	±12		v	
Supply Current	Is	V _O =	= 0 V	1		8.5	mA	
			M, D, L, R	4		8.5		
Slew Rate <u>3</u> /	SR	$A_{VCL} = +1, R_L \ge 2k\Omega,$ $C_L = 100pF$		4	10		V/µs	
Common-Mode Rejection	CMDD	V -	- IV/D	1	86		طل	
Ratio <u>3</u> /	UMKK	$v_{CM} = 1 v K$		2, 3	82		uБ	
Power Supply Rejection	ction $PSPP = V_{a} = \pm 10V t_{a} \pm 16V$		V to $\pm 16V$	1		51	$-\mu V/V$	
Ratio <u>3</u> /	I SIXIX	$v_{\rm S} = \pm 10 v \ \text{i}0 \pm 10 v$		2,3		100		
Input Voltage Range <u>3</u> /	IVR			1, 2, 3	±10.2		V	

Table II Notes:

.

 $\underline{1/}$ V_S = ±15V and V_{CM} = 0V, unless otherwise specified.

 $\underline{2/}$ T_A = -55°C for I_{IO} and I_{IB} tests, subgroup 3, is guaranteed by T_A = +25°C test.

3/ Not tested post irradiation.

OP215

Table III - Life Test Endpoint and Delta Parameter (Product is tested in accordance with Table II with the following exceptions)								
Parameter	Symbol	Sub- groups	Post Burn In Limit		Post Life Test Limit		Life	I In ita
			Min	Max	Min	Max	Delta	Units
Input Offset Voltage	V _{IO}	1		±2		±3	±1	mV
		2, 3				± 4		111 v
Input Bias Current	I_{IB}	1, 3		±175		±250	±75	pА
		2				±10		nA
Input Offset Current	I _{IO}	1, 3		±87		±125		pА
		2				± 8		nA

5.0 Life Test/Burn-In Information

- **5.1** HTRB is not applicable for this drawing.
- 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition B or C.
- **5.3** Steady state life test is per MIL-STD-883 Method 1005.

Rev	Description of Change	Date
Α	Initiate	06-NOV-01
В	Add radiation limits. Update web address. Exchange file name with PM108.	9-JAN-03
С	Update 1.0 Scope Description	20-Jul-2007
D	Update header/footer and add to 1.0 Scope description.	Mar. 3, 2008
Е	Add Junction Temperature (T _J)+150°C to 3.3 Absolute Max. Ratings	April 2, 2008
F	Updated Section 4.0c note to indicate pre-screen temp testing being	5-JUN-2009
	performed	

© 2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Printed in the U.S.A. 6/09



www.analog.com

ASD0012876 Rev. F | Page 5 of 5