								REVI	SION	I REC	ORD								
REV								DESC										Ι	DATE
0	INIT	TIAL RE	ELEASE																5/13/08
A	PAG PAG REQ	GE 12: I GE 13: A QUIREN	TABLE 1 RE-ARR ADDED IENTS.	ANGE TABL	D NO E III I	TES F FOR P	OLLO OST E	WING URN-	G TAE IN EN	BLE II. NDPOI				A LIMI	T			02	2/24/09
B	ADDED POST B5 AND B6 25°C LIMITS AFTER TABLE IV.BREPLACE ELECTRICAL CHARACTERISTIC TABLE II WITH UPDATED ELECTRICAL												0,	4/16/15					
	CHARACTERISTIC ON PG 12													0	T/ 10/ 12				
С	TO	CHAN	JE LINI	EAR T	O AN	IALO	G ANI	D REN	<b>IOVE</b>	E SOU	RCE							3	/23/21
REVIS INDI REVIS INDI	SION EX SION	PAG REV PAG	ON R E NO. ISION E NO. ISION	ECO AUTI B									ENSI 10 B	<b>TIVE</b> 11 <b>B</b>	<b>PAR</b> 12 <b>B</b>	T 13 B			
INDI REVIS	SION EX SION	PAG REV PAG	C. E NO. ISION E NO. ISION	AUTI	<b>ON:</b> 2	ELE 3	CTRO 4	DSTA 5	<b>TIC</b> 1	DISC 7	HAR 8	GE S 9	ENSI 10 B	<b>TIVE</b> 11	<b>PAR</b> 12 <b>B</b>	T 13 B			
INDI REVIS	SION EX SION	PAG REV PAG	C. E NO. ISION E NO. ISION	AUTI 1 B	<b>ON:</b> 2	ELE 3	CTRO 4	DSTA 5	<b>TIC</b> 1	DISC 7	HAR 8	GES 9 B	ENSI 10 B	<b>TIVE</b> 11 <b>B</b>	<b>PAR</b> 12 <b>B</b>	T 13 B			
INDI REVIS	SION EX SION	PAG REV PAG	C. E NO. ISION E NO. ISION O D EI M	AUTI 1 B DRIG SGN NGR MFG	<b>ON:</b> 2	ELE 3	CTRO 4	DSTA 5	<b>TIC</b> 1	DISC 7	HAR( 8 B TIT	GES 9 B	ENSI 10 B //	TIVE 11 B ANAL	PAR 12 B OG D CIRC	T 13 B EVIC UIT, 1 W NC	ES IN LINE, DISE 1	IC.	
INDI REVIS	SION EX SION	PAG REV PAG	C. E NO. ISION E NO. ISION O D E M	AUTI 1 B DRIG SGN NGR MFG CM	<b>ON:</b> 2	ELE 3	CTRO 4	DSTA 5	<b>TIC</b> 1	DISC 7	HAR 8 B TIT	GE S 9 B LE: RH10	ENSI 10 B //////////////////////////////////	TIVE 11 B ANAL	PAR 12 B OG D CIRC RALO SPEE	T 13 B EVIC UIT, 1 W NC	ES IN LINE DISE I	AR, PRECIS	ION
INDI REVIS	SION EX SION	PAG REV PAG	C. E NO. ISION E NO. ISION O D E M	AUTI 1 B DRIG SGN NGR MFG	<b>ON:</b> 2	ELE 3	CTRO 4	DSTA 5	<b>TIC</b> 1	DISC 7	HAR( 8 B TIT	GE S 9 B LE: RH10	ENSI 10 B 4 M 028M, CAGE	TIVE 11 B ANAL	PAR 12 B OG D CIRC RALO SPEE	T 13 B EVIC UIT, J W NC CD OP RAW	ES IN LINE DISE I	AR, PRECIS PS	ION

FOR OFFICIAL USE ONLY

#### 1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

### 2.0 APPLICABLE DOCUMENTS:

2.1 Government Specifications and Standards: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

#### **SPECIFICATIONS:**

MIL-PRF-38535	Integrated Circuits (Microcircuits) Manufacturing, General Specification for
MIL-STD-883	Test Method and Procedures for Microcircuits
MIL-STD-1835	Microcircuits Case Outlines

2.2 Order of Precedence: In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

## 3.0 REQUIREMENTS:

- 3.1 General Description: This specification details the requirements for the RH1028 REFERENCE processed to space level manufacturing flow.
- 3.2 Part Number:

# 3.2.1 Option 1 – RH1028MW (Glass Sealed Flatpack, 10 Leads)

- 3.3 Part Marking Includes:
  - a. LTC Logo
  - b. LTC Part Number (See Paragraph 3.2)
  - c. Date Code
  - d. Serial Number
  - e. ESD Identifier per MIL-PRF-38535, Appendix A

3.4	The Absolute Maximum Ratings:											
	(Note1)											
	Supply Voltage (-55°C TO 125°C)											<u>+</u> 16V
	Differential Input Current (Note 9)											<u>+</u> 25mA
	Input Voltage						Εqι	ıal	to S	Supp	ply	Voltage
	Output Short Circuit Duration										In	definite
	Operating Temperature Range .									-55°	C t	o 125°C
	Storage Temperature Range								-	-65°	C to	o 150°C
	Lead Temperature (Soldering, 10 sec.)	)		•	•	•		•				300°C

- 3.5 Electrostatic discharge sensitivity, ESDS, shall be Class 1.
- 3.6 Electrical Performance Characteristics: The electrical performance characteristics shall be as specified in Table I and Table II.
- 3.7 Electrical Test Requirements: Screening requirements shall be in accordance with 4.1 herein, MIL-STD-883, Method 5004 and as specified in Table IV herein.
- 3.8 Burn-In Requirement: Burn-in circuit is specified in Figure 4, 5.
- 3.9 Delta Limit Requirement: Delta limit parameters are specified in Table III herein, are calculated after each burn-in, and the delta rejects are included in the PDA calculation.
- 3.10 Design, Construction, and Physical Dimensions: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.
  - 3.10.1 Mechanical / Packaging Requirements: Case outlines and dimensions are in accordance with Figure 1.
  - 3.10.2 Terminal Connections: The terminal connections shall be as specified in Figure 2.
  - 3.10.3 Lead Material and Finish: The lead material and finish for Option 1 shall be Alloy 42 for Flatpack with lead finish hot solder dip (Finish litter A) in accordance with MIL-PRF-38535.
- 3.11 Radiation Hardness Assurance (RHA):
  - 3.11.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
  - 3.11.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
  - 3.11.3 Total dose bias circuit is specified in Figure 3.
- 3.12 Wafer Lot Acceptance: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Topside glassivation thickness shall be a minimum of 4KÅ.
- 3.13 Wafer Lot Acceptance Report: SEM is performed per MIL-STD-883, Method 2018 and copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.

## 4.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)

- 4.1 <u>Quality Assurance Provisions</u>: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. <u>Analog Devices</u> is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
- 4.2 <u>Sampling and Inspection</u>: Sampling and Inspection shall be in accordance with MIL-STD-883, Method 5005 with QML allowed and TRB approved deviations in conjunction with paragraphs 3.1.1, 3.2.1, and **3.4** of the test method.
- 4.3 <u>Screening</u>: Screening requirements shall be in accordance with MIL-STD-883, Method 5004 with QML allowed and TRB approved deviations in conjunction with paragraphs **3.1**, **3.1.1**, and **3.4** of the test method. Electrical testing shall be as specified in Table IV herein.
  - 4.3.1 Analysis of catastrophic (open/short) failures from burn-in will be conducted only when a lot fails the burn-in or re-burn-in PDA requirements.
- 4.4 <u>Quality Conformance Inspection</u>: Quality conformance inspection shall be in accordance with 4.2 and 4.3 herein and as follows:
  - 4.4.1 Group A Inspection: Group A inspection shall be performed in accordance with 4.1 herein, per MIL-STD-883, Method 5005, and specified in Table IV herein.
  - 4.4.2 Group B Inspection: When purchased, a full Group B is performed on an inspection lot. As a minimum, Subgroup B2 (Resistance to Solvents / Mark Permanency) and Subgroup B3 (Solderability) are performed prior to the first shipment from any inspection lot and Attributes provided when a Full Space Data Pack is ordered. Subgroup B5 (Operating Life) is performed on each wafer lot. This subgroup may or may not be from devices built in the same package style as the current inspection lot. Attributes and variables data for this subgroup will be provided upon request at no charge.

4.4.2.1	Group B, Subgroup $2c = 10\%$	Group B, Subgroup 5 = *5% (*per wafer or inspection lot
	Group B, Subgroup 3 = 10%	whichever is the larger quantity)
	Group B, Subgroup 4 = 5%	Group B, subgroup $6 = 15\%$

4.4.2.2 All footnotes pertaining to Table IIa in MIL-STD-883, Method 5005 apply. The quantity (accept number) of all other subgroups are per MIL-STD-883, Method 5005, Table IIa.


- 4.4.3 Group D Inspection: When purchased, a full Group D is performed on an inspection lot. As a minimum, periodic full Group D sampling is performed on each package family for each assembly location every 26 weeks. A generic Group D Summary is provided when a full Space Data Pack is ordered.
  - 4.4.3.1 Group D, Subgroups 3, 4 and 5 = 15% each (Sample Size Series).
  - 4.4.3.2 All footnotes pertaining to Table IV in MIL-STD-883, Method 5005 apply. The quantity (accept number) or sample number and accept number of all other subgroups are per MIL-STD-883, Method 5005, Table IV.

- 4.5 Deliverable Data: Deliverable data that will ship with devices when a Space Data Pack is ordered:
  - 4.5.1 Lot Serial Number Sheets identifying all devices accepted through final inspection by serial number.
  - 4.5.2 100% attributes (completed lot specific traveler; includes Group A Summary)
  - 4.5.3 Burn-In Variables Data and Deltas (if applicable)
  - 4.5.4 Group B2, B3, and B5 Attributes (Variables data, if performed on lot shipping)
  - 4.5.5 Generic Group D data (4.4.3 herein)
  - 4.5.6 SEM photographs (3.13 herein)
  - 4.5.7 Wafer Lot Acceptance Report (3.13 herein)
  - 4.5.8 X-Ray Negatives and Radiographic Report
  - 4.5.9 A copy of outside test laboratory radiation report if ordered
  - 4.5.10 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.

Note: Items 4.5.1 and 4.5.10 will be delivered as a minimum, with each shipment. This is noted on the Purchase Order Review Form as "No Charge Data".

5.0 Packaging Requirements: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All devices shall be packaged in conductive material or packaged in anti-static material with an external conductive field shielding barrier.


## (W10) GLASS SEALED FLATPACK / 10LEADS CASE OUTLINE



NOTES: \*THIS DIMENSION ALLOWS FOR OFF-CENTER LID, MENISCUS AND GLASS OVERRUN \*\*INCREASE DIMENSIONS BY 0.003 INCHES (0.076 mm) WHEN LEAD FINISH A IS APPLIED (SOLDER DIPPED)

⊖ja = +170°C/W  $\Theta$  jc = +40°C/W

## **TERMINAL CONNECTIONS**



# TOTAL DOSE BIAS CIRCUIT






FIGURE 3

## STATIC BURN-IN CIRCUIT GLASS SEALED FLATPACK / 10 LEAD




PACKAGE



## DYNAMIC BURN-IN CIRCUIT GLASS SEALED FLATPACK / 10 LEAD

NOTES:



# TABLE I: ELECTRICAL CHARACTERISTICS (PRE-IRRADIATION)

#### ALL NOTES ON PAGE 12.

#### (Preirradiation) $V_S$ = $\pm 15 V\!, \, V_{CM}$ = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDTIONS	NOTES	MIN	T <sub>A</sub> = 25°0 TYP	MAX	SUB- GROUP	55°C MIN	S ≤ T <sub>A</sub> ≤ 1 TYP	25°C Max	SUB- Group	UNITS
V <sub>OS</sub>	Input Offset Voltage		2		20	80	1		45	180	2, 3	μV
$\frac{\Delta V_{OS}}{\Delta Time}$	Long-Term Input Offset Voltage Stability		3		0.3							μV/M <sub>O</sub>
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift		8						0.25	1.0		µV/°C
los	Input Offset Current	V <sub>CM</sub> = 0V			18	150	1		30	200	2, 3	nA
l <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0V			±50	±400	1		±100	±600	2, 3	nA
en	Input Noise Voltage Density	f <sub>0</sub> = 10Hz f <sub>0</sub> = 1000Hz, 100% Tested	5		1.0 0.9	2.5 1.6						nV/√Hz nV/√Hz
I <sub>n</sub>	Input Noise Current Density	f <sub>0</sub> = 10Hz f <sub>0</sub> = 1000Hz, 100% Tested	4, 6		4.7 1.0	24 3.6						pAV√Hz pAV√Hz

### PRE-IRRADIATION CHARACTERISTICS CONTINUED.

#### (Preirradiation) $V_S = \pm 15V$ , $V_{CM} = 0V$ , unless otherwise noted.

				•	T <sub>A</sub> = 25°C	;	SUB-	-55°C ≤ T <sub>A</sub> ≤ 125°C			SUB-	
SYMBOL	PARAMETER	CONDTIONS	NOTES	MIN	ÛΥΡ	MAX	GROUP	MIN	TŶP	MAX	GROUP	UNITS
	Input Resistance Common Mode Differential Mode				300 20							MΩ kΩ
	Input Capacitance				5							pF
	Input Voltage Range			±11.0	±12.2			±10.3	±11.7			V
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±11V V <sub>CM</sub> = ±10.3V		110	126		1	100	120		2, 3	dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 4V \text{ to } \pm 16V$ $V_{S} = \pm 4.5V \text{ to } \pm 16V$		110	132		1	104	130		2, 3	dB
A <sub>VOL</sub>	Large-Scale Voltage Gain	$\begin{array}{l} R_{L} \geq 2k,  V_{0} = \pm 10V \\ R_{L} \geq 1k,  V_{0} = \pm 10V \\ R_{L} \geq 600\Omega,  V_{0} = \pm 10V \end{array}$		5.0 3.5 2.0	25 20 15		4	2.0 1.5	14 10		5, 6	V/μV V/μV V/μV
V <sub>OUT</sub>	Maximum Output Voltage Swing	R <sub>L</sub> ≥ 2k R <sub>L</sub> ≥ 600Ω		±12.0 ±10.5	±13.0 ±12.2		4	±10.3	±11.6		5, 6	V V
SR	Slew Rate	A <sub>VCL</sub> = -1 (RH1028) A <sub>VCL</sub> = -1 (RH1128)		11.0 4.5	15 6		4					V/µs V/µs
GWB	Gain Bandwidth Product	f <sub>0</sub> = 20kHz (RH1028) f <sub>0</sub> = 200kHz (RH1128)	7 7	50 11	75 20							MHz MHz
Z <sub>0</sub>	Open-Loop Output Impedance	$V_0 = 0, I_0 = 0$			80							Ω
ls	Supply Current				7.6	10.5	1		9	13	2, 3	mA

# TABLE II: ELECTRICAL CHARACTERISTICS (POST-IRRADIATION)

SYMBOL	PARAMETER	CONDTIONS	NOTES	10KR/ Min	AD(Si) Max	20KR Min	AD(Si) Max	50KR Min	AD(Si) Max	100KF Min	AD(Si) Max	200KF Min	RAD(Si) Max	UNITS
V <sub>OS</sub>	Input Offset Voltage		2		100		120		140		160		180	μV
l <sub>os</sub>	Input Offset Current				200		200		200		300		500	nA
I <sub>B</sub>	Input Bias Current				±600		±700		±950		±1100		±1700	nA
SR	Slew Rate	A <sub>VCL</sub> = -1 (RH1028) A <sub>VCL</sub> = -1 (RH1128)		7.5 3.0		7.5 3.0		7.5 3.0		7.5 3.0		7.5 3.0		V/µs V/µs
	Input Voltage Range			±11		±11		±11		±11		±11		V
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±11V		106		106		106		106		106		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 4V$ to $\pm 18V$		104		104		104		104		104		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$R_L \ge 2k, V_0 = \pm 10V$		2		2		2		2		2		V/µV
V <sub>OUT</sub>	Maximum Output Voltage Swing	$\begin{array}{l} R_L \geq 2k \\ R_L \geq 600 \Omega \end{array}$		±11.5 ±10		±11.5 ±10		±11.5 ±10		±11.5 ±10		±11.5 ±10		V V

#### (Postirradiation) $V_S = \pm 15V$ , $V_{CM} = 0V$ , $T_A = 25^{\circ}C$ , unless otherwise noted.

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Input offset voltage measurements are performed by automatic test equipment approximately 0.5 seconds after application of power. In addition, at  $T_A = 25^{\circ}$ C, offset voltage is measured with the chip heated to approximately 55°C to account for the chip temperature rise when the device is fully warmed up.

**Note 3:** Long-term input offset voltage stability refers to the average trend line of Offset Voltage vs Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 days are typically 2.5 $\mu$ V.

Note 4: This parameter is tested on a sample basis only.

**Note 5:** 10Hz noise voltage density is sample tested on every lot. Devices 100% tested at 10Hz are available on request.

**Note 6:** Current noise is defined and measured with balanced source resistors. The resultant voltage noise (after subtracting the resistor noise on an RMS basis) is divided by the sum of the two source resistors to obtain current noise. Maximum 10Hz current noise can be inferred from 100% testing at 1kHz.

**Note 7:** Gain-bandwidth product is not tested. It is guaranteed by design and by inference from the slew rate measurement.

Note 8: This parameter is not 100% tested.

**Note 9:** The inputs are protected by back-to-back diodes. Current-limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds  $\pm 1.8$ V, the input current should be limited to 25mA.

# TABLE III: POST BURN-IN ENDPOINTS AN DELTA LIMIT REQUIREMENTS $T_A = 25^{\circ}C$ , $V_{CC} = \pm 15V$

	ENDPOINT LIMI	T	DELTA	DELTA				
PARAMETER	MIN	MAX	MIN	MAX	UNITS			
V <sub>os</sub>	-80	80	-160	160	μV			
Ios	-150	150	-200	200	nA			
IB	-400	400	-360	360	nA			

## TABLE IV: ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUP
FINAL ELECTRICAL TEST REQUIREMENTS (METHOD 5004)	1*, 2, 3, 4, 5
GROUP A TEST REQUIREMENTS (METHOD 5005)	1*, 2, 3, 4, 5
GROUP B** AND D FOR CLASS S ENDPOINT ELECTRICAL PARAMETERS (METHOD 5005)	1, 2, 3

\*PDA APPLIES TO SUBGROUP 1.

## \*\*POST B5 AND B6 25°C LIMITS ARE AS FOLLOWS:

	SUBGROUP 1	SUBGROUP 2, 3	UNITS
Vos	$\pm 240$	$\pm 340$	μV
Ios	$\pm 350$	$\pm 400$	nA
IB	± 760	$\pm 960$	nA

PDA TEST NOTE: The PDA is specified as 5% based on failures from Group A, Subgroup 1, tests after cool down as the final electrical test in accordance with method 5004 of MIL-STD-883. The verified failures of Group A, Subgroup 1 and delta rejects after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent for the lot.