								REV	ISION	N REC	ORD									
REV								DES	CRIP	ΓΙΟΝ									DA	ГΕ
0	INIT	ΓIAL RI	ELEAS	E															06/14	1/96
Α		PAGE 2																	12/01	/97
		RAGRA				,				,			D . GD		2.40		<b></b>			
		PAGE 3	*													-	HON			
		3, REDI PAGE 4														љ.				
		RAGRA	/			,										.5, SC	OURC	Ε		
	I	PECTIC		-												- ,				
		PAGE 6																		
		PAGE 7																		
	I	PAGE 8	/										3		3	<b></b>				
	I	PAGE :	,									/ (				,				
		UNIT F					AD FF	COM	100 \	//III <b>V</b>	10	1000	) V / III V	. Сп	ANG	EVO	01			
В		PAGE 4					RAPH	4.1 A	ND 4	4.1.1 T	AKIN	IG E	XCEP	TION	TO	NAL	YSIS		04/08	3/98
		OF CAT	_										11021	1101	101					
С	•	CHANC	GED O	PTIO	N 3 T	O RH	I1078	MW (	GLA	SS SE	AL FI	LAT	PACK	10 LI	EAD)				02/08	3/99
D . DAGE (7.9 FIGURE 1.2.2 CHANGED OF AND OFG								09/24/99												
D • PAGE 6,7,8, FIGURE 1,2,3, CHANGED θJA AND θJC.  E • PAGE 3 PARAGRAPH 3 2 1 3 2 2 3 2 3 HAD FIGURES 1 2 AND 3 REMOVED.								09/24/99												
<ul> <li>PAGE 3, PARAGRAPH 3.2.1, 3.2.2, 3.2.3 HAD FIGURES 1, 2, AND 3 REMOVED.</li> <li>PAGE 4, PARAGRAPH 3.7, CHANGED VERBIAGE FROM "SPECIFIED IN TABLE III TO</li> </ul>								01/04	1/00											
		ND AS S	*			-														
	I	ER "TA						BICEI	, ,		11110	101		,,,,,,,	DDE.	, ,,,	JILLII .	`		
		PAGE 5												", LIN	VE 2.					
		RAGRA																		
	I	RAGRA																		
	I	BLE IIA STD-8																		
		ה-פונה-» TNOTI																		
		BLE IV					IIL 5	10 00	33 1	0 11	LL I O	011	TOTE	) I LIV		11110	10			
		VISIO					D DI	ESC	RIP	TIO	N C(	)N	ΓINU	ED	ON	NEX	T P	AGI	Ξ.	
			CAU	TIO	N: F	LEC	TRO	STA	TIC	DISC	HAR	GE	SENS	SITIV	/E P	ART				
REVIS	ION	PAGE		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
INDE		REVIS		K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K	K
REVIS INDE		PAGE REVIS		18 <b>K</b>																
INDE	ΣΛ	KEVIS	SION	N									A)	NAL (	OG D	EVIC	CES IN	VC.	J	1
			О	RIG							1					,	-10 11			
				SGN							TIT	LE:								
				NGR									CRO		-					
				1FG							I	ИIC	ROPC		-				JPPL	Y
				CM							017	е					PAM		ED	DEST
				QA POC							SIZ	E	CAGE		E L		ING N		EK	REV
Δ DDI	ICAT	ION		ROG INCT		C.	IGNO:	FEC	Г	DATE	CON	JTP -	64 ACT:	155		05	5-08-5	U2U		L
AFFL	лСАТ.	IOIN	гU	IVIL		<b>.</b>	IONO.	119	L_L	MIL	COI	N I IV	7C1.							

## FOR OFFICIAL USE ONLY

	REVISION RECORD	
REV	DESCRIPTION	DATE
F	• PAGE 9, CHANGED THETA JA TO θJA=170°C/W AND THETA JC TO θJC=40°C/W FROM θJA=225°C/W AND θJC=18°C/W PER PACKAGE ENGINEER.	09/05/00
G	• PAGE 3: PARAGRAPH 3.2.1 ADDED "OPTION 1", PARAGRAPH 3.2.2, ADDED "OPTION 2", PARAGRAPH 3.2.3, ADDED "OPTION 3".	05/14/03
	• PAGE 4: PARAGRAPH 3.6, TABLE IA CHANGED TO TABLE II. PARAGRAPH 3.7, TABLE III CHANGED TO TABLE IV. PARAGRAPH 3.9, TABLE II CHANGED TO TABLE III. PARAGRAPH 3.10.3, ADDED "DEVICE OPTIONS 1, 2, AND 3" TO LINE 1. PARAGRAPH 3.11.1 WAS CHANGED FROM "dosage rate of approximately 20 Rads per second" TO "dosage rate of less than or equal to 10 Rads per second".	
	• PAGE 5: PARAGRAPHS 4.1 THROUGH 4.4.2.1 CHANGES WERE DONE TO CLARIFY GROUP SAMPLING.	
	PAGE 6: PARAGRAPH 4.4.3 CHANGE WAS DONE TO CLARIFY GROUP SAMPLING. PARAGRAPHS 4.6.2 THROUGH 4.6.4 WERE RE-WRITTEN. THESE DATA PROVIDED, AND DATA AVAILABLE. PARAGRAPH 4.6.10 NOTE, ADDED FURTHER EXPLANATION OF MINIMUM DELIVERED DATA.	
	• PAGES 7 THROUGH 17, ALL FIGURE TITLES CHANGED TO HAVE DEVICE OPTIONS AND PACKAGE TYPES AT TOP OF PAGE, AND HAVE ALL FIGURES AT BOTTOM OF PAGE.	
	PAGE 8: CASE OUTLINE REVISED. LEAD DIMENSION CHANGED FROM .068 TO 0.065.	
	PAGE 9: CASE OUTLINE UPDATED TO MIL-STD-1835.	
	PAGE 10, MOVED FIGURES TO BETTER FIT THE PAGE.	
	• PAGE 11, CORRECTED THE TO5 BURN-IN CIRCUIT'S T <sub>J</sub> TO +134°C MAXIMUM, AND T <sub>A</sub> TO +125°C.	
	PAGE 12, CORRECTED THE CERDIP BURN-IN CIRCUIT'S T <sub>J</sub> TO +134°C MAXIMUM,     AND T <sub>A</sub> TO +125°C. REPLACED DYNAMIC CIRCUIT WITH STATIC.	
	PAGE 13 REPLACED DYNAMIC ONLY CIRCUIT WITH STATIC / DYNAMIC.	
Н	PAGE 4, CHANGED INITIAL RATE OF RADS TO 240 RADS/SEC.	03/15/05
J	PAGE 5, CHANGED IN BOTH PARAGRAPHS 4.2, 4.3 IN CONJUNCTION TO 3.3 CHANGED TO 3.4 AND PARAGRAPH 4.3 CHANGED 3.1.1 TO 3.1 AND 3.2.1 TO 3.1.1      PAGE 4, PARAGRAPH 2.10.2 ADDED OPTION 2.15 ALLOY 42 FOR FLATPACK      PAGE 4, PARAGRAPH 2.10.2 ADDED OPTION 2.15 ALLOY 42 FOR FLATPACK      PAGE 4, PARAGRAPH 2.10.2 ADDED OPTION 2.15 ALLOY 42 FOR FLATPACK      PAGE 5, CHANGED IN BOTH PARAGRAPHS 4.2, 4.3 IN CONJUNCTION TO 3.3 CHANGED TO 3.4 AND PAGE 4.2 PAGE 5.4	10/04/07
K	<ul> <li>PAGE 4, PARAGRAPH 3.10.3 ADDED OPTION 3 IS ALLOY 42 FOR FLATPACK.</li> <li>PAGE 4 PARAGRAPH 3.10.3 CHANGED OPTION 2 TO ALLOY 42 PACKAGE REQUIREMENT. PARAGRAPH 3.11.1 CHANGED VERBIAGE.</li> </ul>	5/1/08
L	TO CHANGE LINEAR TO ANALOG AND REMOVE SOURCE	3/23/21

#### SPEC NO. 05-08-5020 REV. L RH1078M, MICROPOWER, DUAL, SINGLE SUPPLY PRECISION OP AMP

#### 1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

#### 2.0 APPLICABLE DOCUMENTS:

2.1 Government Specifications and Standards: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

#### SPECIFICATIONS:

MIL-PRF-38535 Integrated Circuits (Microcircuits) Manufacturing, General Specification for

MIL-STD-883 Test Method and Procedures for Microcircuits

MIL-STD-1835 Microcircuits Case Outlines

2.2 Order of Precedence: In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

#### 3.0 REQUIREMENTS:

- 3.1 General Description: This specification details the requirements for the RH1078M, MICROPOWER, DUAL, SINGLE SUPPLY PRECISION OP AMP, processed to space level manufacturing flow.
- 3.2 Part Number:
  - 3.2.1 Option 1 RH1078MH (TO5 Metal Can, 8 Leads)
  - 3.2.2 Option 2 RH1078MJ8 (Ceramic Dip, 8 Leads)
  - 3.2.3 Option 3 RH1078MW (Glass Sealed Flatpack, 10 Leads)
- 3.3 Part Marking Includes:
  - a. LTC Logo
  - b. LTC Part Number (See Paragraph 3.2)
  - c. Date Code
  - d. Serial Number
  - e. ESD Identifier per MIL-PRF-38535, Appendix A

3.4 The Absolute Maximum Ratings:

Supply Voltage										. <u>+</u> 22	V
Differential Input Voltage										. <u>+</u> 30	V
Input Voltage		Equa	ıl to	Po	sit	ive	Su	pp]	ly V	/oltage	
		0.5v	Bel	low	N	ega	tiv	e S	upp	oly Volta	ge
Output Short Circuit Duration										Indefini	te
Operating Temperature Range								-5	55°(	C to +125	5°C
Storage Temperature Range								-6	55°(	C to +150	0°С
Lead Temperature (Soldering, 10 sec)										. +300	0°С

- 3.5 Electrostatic discharge sensitivity, ESDS, shall be Class 1.
- 3.6 Electrical Performance Characteristics: The electrical performance characteristics shall be as specified in Table I and **Table II.**
- 3.7 Electrical Test Requirements: Screening requirements shall be in accordance with 4.1 herein, MIL-STD-883, Method 5004, and as specified in **Table IV** herein.
- 3.8 Burn-In Requirement:
  - 3.8.1 Option 1 (TO5): Static Burn-In, Figure 7;
  - 3.8.2 Option 2 (Ceramic Dip): Static Burn-In, Figure 8;
  - 3.8.3 Option 3 (Glass Sealed Flatpack): Static/Dynamic Burn-In, Figure 9;
- 3.9 Delta Limit Requirement: Delta limit parameters are specified in **Table III** herein, are calculated after each burn-in, and the delta rejects are included in the PDA calculation.
- 3.10 Design, Construction, and Physical Dimensions: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.
  - 3.10.1 Mechanical / Packaging Requirements: Case outlines and dimensions are in accordance with Figure 1, Figure 2, and Figure 3.
  - 3.10.2 Terminal Connections: The terminal connections shall be as specified in Figure 4, Figure 5, and Figure 6.
  - 3.10.3 Lead Material and Finish: The lead material and finish for Device Options 1, shall be Kovar and options 2, 3 are Alloy 42. The lead finishes shall be hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.
- 3.11 Radiation Hardness Assurance (RHA):
  - 3.11.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
  - 3.11.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.

- 3.11.3 Total dose bias circuit is specified in Figure 10.
- 3.12 Wafer Lot Acceptance: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Topside glassivation thickness shall be a minimum of 4KÅ.
- 3.13 Wafer Lot Acceptance Report: SEM is performed per MIL-STD-883, Method 2018 and copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.

#### 4.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)

- 4.1 <u>Quality Assurance Provisions</u>: Quality Assurance provisions shall be in accordance with MIL-PRF-38535.

  Analog Devices is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
- 4.2 <u>Sampling and Inspection</u>: Sampling and Inspection shall be in accordance with MIL-STD-883, Method 5005 with QML allowed and TRB approved deviations in conjunction with paragraphs 3.1.1, 3.2.1, and 3.4 of the test method.
- 4.3 <u>Screening</u>: Screening requirements shall be in accordance with MIL-STD-883, Method 5004 with QML allowed and TRB approved deviations in conjunction with paragraphs 3.1, 3.1.1, and 3.4 of the test method. Electrical testing shall be as specified in Table IV herein.
  - 4.3.1 Analysis of catastrophic (open/short) failures from burn-in will be conducted only when a lot fails the burn-in or re-burn-in PDA requirements.
- 4.4 <u>Quality Conformance Inspection</u>: Quality conformance inspection shall be in accordance with 4.2 and 4.3 herein and as follows:
  - 4.4.1 Group A Inspection: Group A inspection shall be performed in accordance with 4.1 herein, per MIL-STD-883, Method 5005, and specified in Table IV herein.
  - 4.4.2 Group B Inspection: When purchased, a full Group B is performed on an inspection lot. As a minimum, Subgroup B2 (Resistance to Solvents / Mark Permanency) and Subgroup B3 (Solderability) are performed prior to the first shipment from any inspection lot and Attributes provided when a Full Space Data Pack is ordered. Subgroup B5 (Operating Life) is performed on each wafer lot. This subgroup may or may not be from devices built in the same package style as the current inspection lot. Attributes and variables data for this subgroup will be provided upon request at no charge.
    - 4.4.2.1 Group B, Subgroup 2c = 10% Group B, Subgroup 5 = \*5% (\*per wafer or inspection lot whichever is the larger quantity) Group B, Subgroup 4 = 5% Group B, Subgroup 6 = 15%
    - 4.4.2.2 All footnotes pertaining to Table IIa in MIL-STD-883, Method 5005 apply. The quantity (accept number) of all other subgroups are per MIL-STD-883, Method 5005, Table IIa.
  - 4.4.3 Group D Inspection: When purchased, a full Group D is performed on an inspection lot. As a minimum, periodic full Group D sampling is performed on each package family for each


assembly location every 26 weeks. A generic Group D Summary is provided when a full Space Data Pack is ordered.


- 4.4.3.1 Group D, Subgroups 3, 4 and 5 = 15% each (Sample Size Series).
- 4.4.3.2 All footnotes pertaining to Table IV in MIL-STD-883, Method 5005 apply. The quantity (accept number) or sample number and accept number of all other subgroups are per MIL-STD-883, Method 5005, Table IV.
- 4.5 Deliverable Data: Deliverable data that will ship with devices when a Space Data Pack is ordered:
  - 4.5.1 Lot Serial Number Sheets identifying all devices accepted through final inspection by serial number.
  - 4.5.2 100% attributes (completed lot specific traveler; includes Group A Summary)
  - 4.5.3 Burn-In Variables Data and Deltas (if applicable)
  - 4.5.4 Group B2, B3, and B5 Attributes (Variables data, if performed on lot shipping)
  - 4.5.5 Generic Group D data (4.4.3 herein)
  - 4.5.6 SEM photographs (3.13 herein)
  - 4.5.7 Wafer Lot Acceptance Report (3.13 herein)
  - 4.5.8 X-Ray Negatives and Radiographic Report
  - 4.5.9 A copy of outside test laboratory radiation report if ordered
  - 4.5.10 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.

Note: Items 4.5.1 and 4.5.10 will be delivered as a minimum, with each shipment. This is noted on the Purchase Order Review Form as "No Charge Data".

5.0 Packaging Requirements: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All devices shall be packaged in conductive material or packaged in anti-static material with an external conductive field shielding barrier.

#### DEVICE OPTION # 1 (H) TO5 / 8 LEADS CASE OUTLINE






NOTE: 1. LEAD DIAMETER IS UNCONTROLLED BETWEEN THE REFERENCE PLANE AND SEATING PLANE.

2. FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS  $\frac{0.016-0.024}{(0.406-0.610)}$ 

 $\theta$ ja = +150°C/W  $\theta$ jc = +40°C/W


# DEVICE OPTION # 2 (J8) CERAMIC DIP / 8 LEADS CASE OUTLINE



NOTE: 1. LEAD DIMENSIONS APPLY TO SOLDER DIP OR TIN PLATE LEADS. 2. 8 LEAD D MAX = .405 (10.287)

 $\theta$ ja = +110°C/W  $\theta$ jc = +30°C/W


#### DEVICE OPTION # 3 (W10) GLASS SEALED FLATPACK / 10LEADS CASE OUTLINE



NOTE: 1. THIS DIMENSION ALLOWS FOR OFF-CENTER LID, MENISCUS AND GLASS OVER RUN.


NOTE: 2. INCREASE DIMENSION BY 0.003 INCH WHEN LEAD FINISH IS APPLIED (SOLDER DIPPED).

 $\theta$ ja = +170°C/W  $\theta$ jc = +40°C/W



#### **TERMINAL CONNECTIONS**

#### **DEVICE OPTION #1, TO5 8 LEAD METAL CAN**



**DEVICE OPTION #2, 8 LEAD** 






FIGURE 4

FIGURE 5

## DEVICE OPTION #3, GLASS SEALED 10 LEAD FLATPACK




#### STATIC BURN-IN CIRCUIT **OPTION 1, TO5 METAL CAN / 8 LEADS**




#### NOTES:

- 1. Unless otherwise specified, component tolerances shall be per military specification.
- 2. Tj = +134 °C maximum.
- 3. Ta = +125 ° C.
- 4. Burn-in Voltages: V1 = +20V to +22VV2 = -20V to -22V



PACKAGE

#### STATIC BURN-IN CIRCUIT **OPTION #2, CERDIP / 8 LEADS**



#### NOTES:

- 1. Unless otherwise specified, component tolerances shall be per military specification.

  2. Tj = +134°C maximum.
- 3. Ta = +125°C.
- 4. Burn-in Voltages: V1 = +20V to +22V

V2 = -20V to -22V





FIGURE 8

#### STATIC BURN-IN CIRCUIT OPTION 3, GLASS SEALED FLATPACK / 10 LEAD



#### NOTES:

- 1. Unless otherwise specified, component tolerances shall be per military specification.
- 2. Tj = 168°C maximum.
- 3. Ta = 150°C.
- 4. Burn-in Voltages: Y1 = + 20Y to +22Y Y2 = -20Y to -22Y

Frequency, 4.5hz(222ms) to 5.5hz(182ms)

BOARD TO BE USED FOR BOTH STATIC AND DYNAMIC BURN-IN. ENSURE THAT CHANNEL THREE IS PRESENT FOR DYNAMIC BURN-IN. ENSURE THAT CHANNEL THREE IS NOT PRESENT FOR STATIC BURN-IN.




FIGURE 9

## **TOTAL DOSE BIAS CIRCUIT**




FIGURE 10

#### TABLE I: ELECTRICAL CHARACTERISTICS (PRE-IRRADIATION)

 $\mbox{V}_{\mbox{\scriptsize S}} = 5\mbox{\scriptsize V}, \mbox{\scriptsize V}_{\mbox{\scriptsize CM}} = 0.1\mbox{\scriptsize V}, \mbox{\scriptsize V}_{\mbox{\scriptsize OUT}} = 1.4\mbox{\scriptsize V}$  unless otherwise specified.

					<sub>A</sub> = 25°		SUB-		≤T <sub>A</sub> ≤			
SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	TYP		GROUP	MIN	TYP	MAX	GROUP	UNITS
V <sub>0S</sub>	Input Offset Voltage					120	4			370	2, 3	μV
ΔV <sub>OS</sub> ΔTemp	Average Tempco of Offset Voltage								0.5			μV/°C
ΔV <sub>OS</sub> ΔTime	Long Term V <sub>OS</sub> Stability				0.5							μV/ <b>M</b> onth
los	Input Offset Current					8.0	1			1.5	2, 3	nA
l <sub>B</sub>	Input Bias Current					15	1			18	2, 3	nA
en	Input Noise Voltage	0.1Hz to 10Hz	1		0.5							μVP-P
	Input Noise Voltage Density	f <sub>0</sub> = 10Hz f <sub>0</sub> = 1kHz	1		25 24							nV/√Hz nV/√Hz
in	Input Noise Current	0.1Hz to 10Hz	1		2.6							pAP-P
	Input Noise Current Density	f <sub>0</sub> = 10Hz f <sub>0</sub> = 1kHz	1 1		0.07 0.025							pA/√Hz pA/√Hz
RIN	Input Resistance Differential		2		600							MΩ
	Common Mode		2		5							GΩ
	Input Voltage Range		2 2	3.5 0			1	3.20 0.05			2, 3 2, 3	V
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = 0V to 3.5V V <sub>CM</sub> = 0.05V to 3.2V		94			1	88			2, 3	dB dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 2.3V to 12V V <sub>S</sub> = 3.1V to 12V		100			1	94			2, 3	dB dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{c} V_0 = 0.03 V \ to \ 4V, \ No \ Load \\ V_0 = 0.03 V \ to \ 3.5V, \ R_L = 50k \\ V_0 = 0.05 V \ to \ 4V, \ No \ Load \\ V_0 = 0.05 V \ to \ 3.5V, \ R_L = 50k \end{array}$		150 120			1 1	80 60	·		2, 3 2, 3	V/mV V/mV V/mV V/mV
V <sub>OUT</sub>	Output Voltage Swing	Output Low, No Load Output Low, 2k to GND Output Low, I <sub>SINK</sub> = 100µA Output High, No Load Output High, 2k to GND		4.2 3.5		6 2 130	4 4 4 4 4	3.9 3.0		8 170	5, 6 5, 6 5, 6 5, 6	mV mV mV V
SR	Slew Rate	$A_V = 1, V_S = \pm 2.5V$		0.04			4					V/µs
GBW	Gain-Bandwidth Product	f <sub>0</sub> ≤ 20kHz			200			1				kHz
Is	Supply Current	per Amplifier				75	1	1		95	2, 3	μΔ
=	Channel Separation	$\Delta V_{IN} = 3V$ , $R_L = 10k$	1		130							dE
	Minimum Supply Voltage		3			2.3	1	<b>†</b>			1	V

NOTE: TABLE I IS CONTINUE ON THE FOLLOWING PAGE. NOTES FOR TABLE I ARE ON THE FOLLOWING PAGE.

## TABLE I: ELECTRICAL CHARACTERISTICS (PRE-IRRADIATION) continued

 $V_S = \pm 15V$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	a = 25° TYP		SUB- GROUP	-55°C Min	≤T <sub>A</sub> ≤ TYP		SUB- Group	UNITS
Vos	Input Offset Voltage		1.0.00			350	4			600	2, 3	μV
ΔV <sub>OS</sub> ΔTemp	Average Tempco of Offset Voltage								0.6			μV/°C
I <sub>OS</sub>	Input Offset Current					0.8	1			1.5	2, 3	nA
I <sub>B</sub>	Input Bias Current					15				18	2, 3	nA
	Input Voltage Range			13.5 -15.0			1					V
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = 13.5V, -15V V <sub>CM</sub> = 13V, -14.9V		97			1	90			2, 3	dB dB
PSRR	Power Supply Rejection Ratio	$V_S = 5V$ , 0V to $\pm 18V$		100			1	94			2, 3	dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_0 = \pm 10V, R_L = 50k$ $V_0 = \pm 10V, R_L = 2k$ $V_0 = \pm 10V, R_L = 5k$		1000 300			1	150			2, 3	V/mV V/mV V/mV
V <sub>OUT</sub>	Output Voltage Swing	R <sub>L</sub> = 50k R <sub>L</sub> = 2k R <sub>L</sub> = 5k		±13 ±11			4	±11			5, 6	V V V
SR	Slew Rate			0.06			4					V/µs
I <sub>S</sub>	Supply Current	Per Amplifier				100	1			125	2, 3	μА

**Note 1:** All noise parameters are for  $V_S = \pm 2.5V$ ,  $V_0 = 0V$ .

**Note 2:** This parameter is guaranteed by design, characterization or correlation to other tested parameters.

Note 3: Power supply rejection ratio is measured at the minimum supply voltage. The op amps actually work at 1.8V supply but with a typical offset skew of  $-300\mu V$ .

## TABLE II: ELECTRICAL CHARACTERISTICS (POST-IRRADIATION)

 $V_S$  = 5V, 0V,  $V_{CM}$  = 0.1V,  $V_0$  = 1.4V,  $T_A$  = 25°C unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	10KR MIN	AD(Si) Max	25KR MIN	AD(Si) Max	50KR/ MIN	AD(Si) MAX	75KR MIN	AD(Si) Max	100KRAD(Si) Min Max	UNITS
V <sub>OS</sub>	Input Offset Voltage			120		175		250		500		μV
I <sub>OS</sub>	Input Offset Current			2		8		13		18		nA
I <sub>B</sub>	Input Bias Current			20		40		80		100		nA
	Input Voltage Range		3.5		3.5		3.5		3.5			V
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = 0V to 3.5V	91		89		87		85			dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 2.3V to 12V	100	,	100		98		88			dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_0 = 0.03V$ to 4V, No Load $V_0 = 0.03V$ to 3.5V, $R_L = 50k$	150 120		150 50		100 20		50 10			V/mV V/mV
V <sub>OUT</sub>	Output Voltage Swing	Output Low, No Load Output Low, 2k to GND Output Low, I <sub>SINK</sub> = 100µA Output High, No Load Output High, 2k to GND	4.2 3.5	6 2 130	4.2 3.5	9 2 140	4.2 3.5	13 2 150	4.2 3.5	20 2 160		mV mV mV V
S <sub>R</sub>	Slew Rate	$A_V = 1$ , $V_S = \pm 2.5V$	0.04		0.03		0.02		0.01			V/µs
Is	Supply Current	per Amplifier		75		75		75		75		μA

## $\mbox{V}_{\mbox{S}}=\pm 15\mbox{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	10KR/ MIN	AD(Si) Max	25KR/ MIN	AD(Si) Max	50KRA MIN	ND(Si) Max	75KRA MIN	D(Si)	100KR	AD(Si) Max	UNITS
V <sub>OS</sub>	Input Offset Voltage			350		500		650		800		1000	μV
I <sub>OS</sub>	Input Offset Current			2		8		13		18		23	nA
l <sub>B</sub>	Input Bias Current			20		40		80		100		120	nA
	Input Voltage Range		13.5 -15.0		13.5 -15.0		13.5 -15.0		13.5 -15.0		13.5 -15.0		V
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = 13.5V, -15V	94		92		90		88		86		dB
PSRR	Power Supply Rejection Ratio	$V_S = 5V$ , 0V to $\pm 18V$	100		100		98		88		78		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_0 = 10V, R_L = 50k$ $V_0 = 10V, R_L = 2k$	1000 300		700 200		400 120		150 45		50 15		V/mV V/mV
V <sub>OUT</sub>	Output Voltage Swing	R <sub>L</sub> = 50k R <sub>L</sub> = 2k	±13 ±11		±13 ±11		±13 ±11		±13 ±11		±13 ±10		V
SR	Slew Rate		0.05		0.04		0.03		0.02		0.01		V/µs
Is	Supply Current	per Amplifier		100		100		100		100		100	μА

## TABLE III: POST BURN-IN ENDPOINTS AND DELTA LIMIT REQUIREMENTS $T_A = 25$ °C

	ENDPOIN	NT LIMIT	DEI	LTA	
PARAMETER	MIN	MAX	MIN	MAX	UNITS
$V_{OS}$	-350	350	-70	70	μV
$+I_{B}$	-15	0	-1.5	1.5	nA
-I <sub>B</sub>	-15	0	-1.5	1.5	nA

#### **TABLE IV: ELECTRICAL TEST REQUIREMENTS**

MIL-STD-883 TEST REQUIREMENTS	SUBGROUP
FINAL ELECTRICAL TEST REQUIREMENTS (METHOD	1*, 2, 3, 4, 5, 6
5004)	
GROUP A TEST REQUIREMENTS (METHOD 5005)	1, 2, 3, 4, 5, 6
GROUP B AND D FOR CLASS S ENDPOINT ELECTRICAL	1, 2, 3
PARAMETERS (METHOD 5005)	

<sup>\*</sup>PDA APPLIES TO SUBGROUP 1.

PDA TEST NOTE: The PDA is specified as 5% based on failures from Group A, Subgroup 1, tests after cooldown as the final electrical test in accordance with method 5004 of MIL-STD-883. The verified failures of Group A, Subgroup 1 and delta rejects after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent for the lot.