							F	REVIS	ION I	RECOF	RD								
REV]	DESC	RIPTI	ON								D	ATE
0	INI	TAL RI	ELEASE															01/	/22/98
A	REN	IUMBE	RAGRA RED AN 5. COR	D PA	RAGE	RAPHS	THA	T FOI	LLOW	/ED W	ERE I	RELO	OCATE	D TO	PAGE	S 3		07/	/16/99
В	PAG	E 4, PA PA PA	ARAGRA ARAGRA ARAGRA ARAGRA 3 CHAN	APH 5 APH 5 APH 6	0 CH 2 AD 2 AD	ANGE DED " DED "	D VE HERE HERE	RBIAG EIN" A EIN" A	GE AI .FTEF .FTEF	DDED R TABI R TABI	"HER LE 2. LE 3.	EIN'	' AFTE					11/	19/99
С	• PARAIL • P	AGE 3, OS PER AGE 4, I C IS QM ALIFIEI AGES 6 CKAGE	PARAGI SECON PARAGE L CERT D CLASS THROU TYPES A	RAPH D" TO APH IFIED S S MA IGH 12 AT TO	3.7.1, "LES 6.1 CH AND ANUF 2, ALI OP OF	CHANG HANG THAT ACTU L FIGU PAGE	NGED AN OF ED QU RAD RING JRE T E, ANI	THE REQU UALIT HAR LINE TILES O HAV	DOSA FAL T FY AS D CA SS. S CHA FE AL	AGE R. O 10 R SSURA NDIDA ANGED LL FIGI	ATE I ADS I NCE I ATES TO I URES	FROM PER PRO ARE HAV	M "APP SECON VISION ASSEI E DEVI BOTTO	ND". NS TO MBLE ICE O DM OF	STAT D ON PTION PAG	E THA	ΑT	07/	/25/02
D	•	PAGE 3	3, CHAN	GED I	NITL	AL RA	TE O	F RAI	S TO	240 R	ADS/S	SEC.						03/	/22/05
Е			3 PARAC 4 PARAC								LOY :	52 PA	ACKAC	E REG	OUIRI	EMEN	Т	05/	/13/08
F	•	PAGE :	15, CHA	NGED	RH C	CANNI	ED SA	MPLI	ETAE	BLE III	FOR	QUA	LIFYII	NG DI	CE SA	LES		02/	/17/09
G	Page	2, ame	nded sec	tion 3.	3, <u>Spe</u>	-												04/	/05/12
Н	Page	e 15, Ch	anged RI ged from	H Canı	ned Sa	-		-	•	_					•			07/	/02/13
I	Upd	ated Di	e Sales t	able o	n pg 1	15.													/24/15
CA	UT.	ION	: EI	LE(CTF	ROS	TA	TI	$\mathbf{C}\mathbf{I}$)IS(\mathbf{CH}	AR	GE	SE	NS.	ITI	VE	PA	ART
REVIS			E NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
INDI			ISION	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	-
REVIS INDI			E NO. ISION																-
11 (1)1	D2 t	ICE V	ISTOTY			I		1					ANA	LOC	7 DE	VICI	ES IN	IC.	
			0	RIG							1		,	•				•	
				SGN							TIT	LE:	MIC	ROC	IRCI	U IT. 1	LINF	CAR.	
				NGR							1		117H			,		,	
				1FG							AD	JU	STAB	LE R	EGU	LAT	OR I	DICI	E
			(CM															
			(QA							SIZ	ZE	CA(CO)			DRAV NUM			REV
			PI	ROG									641	55		05-08	-5116		K
APPL	ICA	ΓΙΟΝ	FU	NCT		SI	GNO	FFS	Г	ATE	CO	NTR	ACT:						

FOR OFFICIAL USE ONLY

1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

2.0 APPLICABLE DOCUMENTS:

2.1 <u>Government Specifications and Standards</u>: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

SPECIFICATIONS:

MIL-PRF-38535 Integrated Circuits (Microcircuits) Manufacturing, General Specification for

MIL-STD-883 Test Method and Procedures for Microcircuits

MIL-STD-1835 Microcircuits Case Outlines

2.2 <u>Order of Precedence:</u> In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

3.0 REQUIREMENTS:

3.1 <u>General Description</u>: This specification details the requirements for the RH117, Positive Adjustable Regulator Dice and Element Evaluation Test Samples, processed to space level manufacturing flow as specified herein.

3.2 Part Number:

- 3.2.1 OPTION 1 RH117H Dice
- 3.2.2 OPTION 2 RH117K Dice
- 3.3 <u>Special Handling of Dice</u>: Rad Hard dice require special handling as compared to standard IC dice. Rad Hard dice are susceptible to surface damage due to the absence of silicon nitride passivation that is present on most standard dice. Silicon nitride protects the dice surface from scratches by its hard and dense properties. The passivation on Analog Devices Rad Hard dice is silicon dioxide which is much "softer" than silicon nitride. During the visual and preparation for shipment, ESD safe Tweezers are used and only the edge of the die are touched.

ADI recommends that dice handling be performed with extreme care so as to protect the die surface from scratches. If the need arises to move the die in or out of the chip shipment tray (waffle pack), use an ESD-Safe-Plastic-tipped Bent Metal Vacuum Probe, preferably .020" OD x .010" ID (for use with tiny parts). The wand should be compatible with continuous air vacuums. The tip material should be static dissipative Delrin (or equivalent) plastic.

During die attach, care must be exercised to ensure no tweezers, or other equipment, touch the top of the dice.

3.4 The Absolute Maximum Ratings:

Power Dissipation					Internally Limited
Input-Output Voltage Differential .					. 40V
Operating Junction Temperature Range					55°C to 150°C
Storage Temperature Range					65°C to 150°C
Lead Temperature (Soldering, 10 sec)					· 300°C

- 3.5 <u>Design, Construction, and Physical Dimensions</u>: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.
- 3.6 <u>Outline Dimensions and Pad Functions</u>: Dice outline dimensions, pad functions, and locations shall be specified in **Figure 1**.
- 3.7 <u>Radiation Hardness Assurance (RHA)</u>:
 - 3.7.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
 - 3.7.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
 - 3.7.3 Total dose bias circuit is specified in **Figure 2**.
- 3.8 <u>Wafer (or Dice) Probe</u>: Dice shall be 100% probed at Ta = +25°C to the limits shown in **Table I** herein. All reject dice shall be removed from the lot. This testing is normally performed prior to dicing the wafer into chips. Final specifications after assembly are sample tested during the element evaluation.
- 3.9 <u>Wafer Lot Acceptance</u>: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Top side glassivation thickness shall be a **minimum of 4KÅ**.
- 3.10 <u>Wafer Lot Acceptance Report</u>: SEM is performed per MIL-STD-883, Method 2018. Copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.
- 3.11 <u>Traceability</u>: Wafer Diffusion Lot and Wafer traceability shall be maintained through Quality Conformance Inspection.
- 4.0 QUALITY CONFORMANCE INSPECTION: Quality Conformance Inspection shall consist of the tests and inspections specified herein.
- 5.0 SAMPLE ELEMENT EVALUATION: A sample from **each wafer supplying dice** shall be assembled and subjected to element evaluation per **Table III** herein.
 - 5.1 <u>100 Percent Visual Inspection</u>: All dice supplied to this specification shall be inspected in accordance with MIL-STD-883, Method 2010, Condition A. All reject dice shall be removed from the lot.
 - 5.2 <u>Electrical Performance Characteristics for Element Evaluation</u>: The electrical performance characteristics shall be as specified in **Table II** herein.

SPEC NO. 05-08-5116 REV. K RH117H AND RH117K POSITIVE ADJUSTABLE REGULATOR DICE


- 5.3 <u>Sample Testing</u>: Each wafer supplying dice for delivery to this specification shall be subjected to element evaluation sample testing. No dice shall be delivered until all the lot sample testing has been performed and the results found to be acceptable unless the customer supplies a written approval for shipment prior to completion of wafer qualification as specified in this specification.
- 5.4 Part Marking of Element Evaluation Sample Includes:
 - 5.4.1 LTC Logo
 - 5.4.2 LTC Part Number
 - 5.4.3 Date Code
 - 5.4.4 Serial Number
 - 5.4.5 ESD Identifier per MIL-PRF-38535, Appendix A
 - 5.4.6 Diffusion Lot Number
 - 5.4.7 Wafer Number
- 5.5 <u>Burn-In Requirement</u>: Burn-In circuit for TO39 package is specified in **Figure 3** and Burn-In circuit for TO3 package is specified in **Figure 4**.
- 5.6 <u>Mechanical/Packaging Requirements</u>: Case Outline and Dimensions are in accordance with **Figure 5** and **Figure 6**.
- 5.7 <u>Terminal Connections</u>: The terminal connections shall be as specified in **Figure 7** and **Figure 8**.
- 5.8 <u>Lead Material and Finish:</u> The lead material and finish shall be Kovar for device option 1 and Alloy 52 for device option 2, with hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.
- 6.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)
 - 6.1 <u>Quality Assurance Provisions</u>: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. Analog Devices is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
 - 6.2 <u>Sampling and Inspection</u>: Sampling and Inspection shall be in accordance with **Table III** herein.
 - 6.3 <u>Screening</u>: Screening requirements shall be in accordance with **Table III** herein.
 - 6.4 Deliverable Data: Deliverable data that will ship with devices when a Space Data Pack is ordered:
 - 6.4.1 Lot Serial Number Sheets identifying all Canned Sample devices accepted through final inspection by serial number.
 - 6.4.2 100% attributes (completed element evaluation traveler).
 - 6.4.3 Element Evaluation variables data, including Burn-In and Op Life

- 6.4.4 SEM photographs (3.10 herein)
- 6.4.5 Wafer Lot Acceptance Report (3.9 herein)
- 6.4.6 A copy of outside test laboratory radiation report if ordered
- 6.4.7 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.

Note: Items 6. 4.1 and 6. 4.7 will be delivered as a minimum, with each shipment.

7.0 <u>Packaging Requirements</u>: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All dice shall be packaged in multicavity containers composed of conductive, anti-static, or static dissipative material with an external conductive field shielding barrier.

<u>DICE OUTLINE DIMENSIONS AND PAD FUNCTIONS</u> <u>OPTION 1, RH117H DICE AND OPTION 2, RH117K DICE</u>



 102×96 mils

PAD FUNCTION

- 1. Adjust
- 2. V_{OUT}*
- 3. V_{IN}
- 4. V_{OUT} Sense (Connect to V_{OUT})
- *Backside is an alloyed layer. Connect to V_{OUT}.

FIGURE 1

TOTAL DOSE BIAS CIRCUIT





FIGURE 2

TO39 STATIC BURN-IN CIRCUIT

OPTION 1, T039 METAL CAN / 3 LEADS



NOTES:

- Unless otherwise specified, component tolerances shall be per military specification.
- 2. Tj = 148°C maximum at 125°C ambient.
- 3. Burn-in Voltages: V1 = +20V to +22VV2 = -20V to -22V






FIGURE 3

STATIC BURN-IN CIRCUIT **OPTION #2, TO3 / 2 LEADS**



NOTES:


- 1. Unless otherwise specified, component tolerances shall be per military specification.
- 2. Tj = 150°C maximum at 125°C
- 3. Burn-in Voltages: V1 = +20V to +22V V2 = -20V to -22V




PACKAGE AND PINOUT

FIGURE 4

DEVICE OPTION # 1 (H) TO39 METAL CAN / 3 LEADS CASE OUTLINE







NOTE: 1. FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS $\frac{0.016-0.024}{(0.406-0.610)}$

FIGURE 5

 $\theta ja = +150$ °C/W $\theta jc = +40$ °C/W

DEVICE OPTION # 2 (K) TO3 METAL CAN / 2 LEADS CASE OUTLINE





 θ ja = +35°C/W θ jc = +3°C/W

FIGURE 6

TERMINAL CONNECTIONS DEVICE OPTION #1, TO39 / 3 LEAD METAL CAN




FIGURE 7

DEVICE OPTION #2, TO3 / 2 LEAD METAL CAN




FIGURE 8

TABLE I DICE ELECTRICAL CHARACTERISTICS – Element Evaluation (Note 4)

SYMBOL	PARAMETER	CONDITIONS	NOTES	T _J =	25°C MAX	SUB- GROUP	-55°C ≤ `	T _J ≤ 150°C Max	SUB- GROUP	UNITS
V _{REF}	Reference Voltage	$3V \le (V_{IN} - V_{OUT}) \le 40V$, $10\text{mA} \le I_{OUT} \le I_{MAX}$, $P \le P_{MAX}$		1.20	1.30	1	1.20	1.30	2,3	٧
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Line Regulation	$3V \le (V_{IN} - V_{OUT}) \le 40V$, $I_{OUT} = 10\text{mA}$	2		0.02	1		0.05	2,3	%/V
$\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$	Load Regulation	$10\text{mA} \le I_{\text{OUT}} \le I_{\text{MAX}}, V_{\text{OUT}} \le 5V$ $10\text{mA} \le I_{\text{OUT}} \le I_{\text{MAX}}, V_{\text{OUT}} \ge 5V$	2 2		15 0.3	1 1		50 1	2,3 2,3	mV %
ADJ	Adjust Pin Current				100	1		100	2,3	μА
ΔI_{ADJ}	Adjust Pin Current	10mA ≤ l _{OUT} ≤ l _{MAX}			5	1		5	2,3	μA
	Change	$2.5V \le (V_{IN} - V_{OUT}) \le 40V$, $I_{OUT} = 10mA$			5	1		5	2,3	μА
MIN	Minimum Load Current	$(V_{IN} - V_{OUT}) = 40V$			5	1		5	2,3	mA
	Current Limit	(V _{IN} − V _{OUT}) ≤ 15V H Package K Package		0.5 1.5		1	0.5 1.5		2,3 2,3	A A
		(V _{IN} - V _{OUT}) = 40V H Package K Package		0.15 0.30		1				A A

Note 1: Unless otherwise specified, these specifications apply for $V_{\text{IN}} - V_{\text{OUT}} = 5V$; and $I_{\text{OUT}} = 0.1A$ for the H package (T0-39) and $I_{\text{OUT}} = 0.5A$ for the K package (T0-3) package. Although power dissipation is internally limited, these specifications are applicable for power dissipations of 2W for the T0-39 and 20W for the T0-3. I_{MAX} is 0.5A for the T0-39 and 1.5A for the T0-3.

Note 2: Regulation is measured at a constant junction temperature using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.

Note 3: Dice are probe tested at 25°C to the $(T_J = 25^{\circ}C)$ limits shown except for high current tests. At wafer sort, dice are tested under low current conditions. After assembly, high current tests are sample tested during the element evaluation. This assures high current specifications when assembled in packages approved by Linear Technology. For absolute maximum ratings, typical specifications, performance curves and finished product specifications, please refer to the standard RH data sheet.

TABLE II ELECTRICAL CHARACTERISTICS (POSTIRRADIATION) (Note 4)

 $T_A = 25$ °C unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	NOTES	10KR Min	AD(Si) Max	20KRA Min	ND(Si) Max	50KR	AD(Si) Max	100KR MIN	AD(Si) Max	UNITS
V _{REF}	Reference Voltage	$3V \le (V_{IN} - V_{OUT}) \le 40V$, $10\text{mA} \le I_{OUT} \le I_{MAX}$, $P \le P_{MAX}$		1.20	1.30	1.20	1.30	1.20	1.30	1.20	1.30	٧
ΔV _{OUT} ΔV _{IN}	Line Regulation	$3V \le (V_{IN} - V_{OUT}) \le 40V, I_{OUT} = 10mA$	2		0.02		0.02		0.02		0.03	%/V
ΔV _{OUT} ΔI _{OUT}	Load Regulation	10mA ≤ I_{OUT} ≤ I_{MAX} , V_{OUT} ≤ 5V 10mA ≤ I_{OUT} ≤ I_{MAX} , V_{OUT} ≥ 5V	2 2		36 0.72		42 0.84		48 0.96		60 1.20	mV %
IADJ	Adjust Pin Current				100		100		100		100	μА
ΔI_{ADJ}	Adjust Pin Current	10mA ≤ l _{OUT} ≤ l _{MAX}			5		5		5		5	μА
	Change	$3V \le (V_{IN} - V_{OUT}) \le 40V$, $I_{OUT} = 10$ mA			5		5		5		5	μА
MIN	Minimum Load Current	$(V_{1N} - V_{OUT}) = 40V$			5		5		5		5	mA
	Current Limit	(V _{IN} - V _{OUT}) ≤ 15V H Package K Package		0.5 1.5		0.5 1.5		0.5 1.5		0.5 1.5		A A
		(V _{IN} - V _{OUT}) = 40V H Package K Package		0.15 0.30		0.15 0.30		0.15 0.30		0.15 0.30		A A

Note 1: Unless otherwise specified, these specifications apply for $V_{\text{IN}} - V_{\text{OUT}} = 5V$; and $I_{\text{OUT}} = 0.1A$ for the H package (TO-39) and $I_{\text{OUT}} = 0.5A$ for the K package (TO-3) package. Although power dissipation is internally limited, these specifications are applicable for power dissipations of 2W for the TO-39 and 20W for the TO-3. I_{MAX} is 0.5A for the TO-39 and 1.5A for the TO-3.

Note 2: Regulation is measured at a constant junction temperature using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.

Note 3: Guaranteed by design, characterization or correlation to other tested parameters.

Note 4: T_J = 25°C unless otherwise noted.

TABLE III RH ELEMENT EVALUATION TABLE QUALIFICATION OF DICE SALES



RH CANNED SAMPLE TABLE FOR QUALIFYING DICE SALES

WETHOD CONDITION
C C C C C C C C C C C C C C C C C C C